Advanced control architectures for grid connected and standalone converter systems by Mukherjee, Subhajyoti
Scholars' Mine 
Doctoral Dissertations Student Theses and Dissertations 
Fall 2017 
Advanced control architectures for grid connected and 
standalone converter systems 
Subhajyoti Mukherjee 
Follow this and additional works at: https://scholarsmine.mst.edu/doctoral_dissertations 
 Part of the Electrical and Computer Engineering Commons 
Department: Electrical and Computer Engineering 
Recommended Citation 
Mukherjee, Subhajyoti, "Advanced control architectures for grid connected and standalone converter 
systems" (2017). Doctoral Dissertations. 2627. 
https://scholarsmine.mst.edu/doctoral_dissertations/2627 
This thesis is brought to you by Scholars' Mine, a service of the Missouri S&T Library and Learning Resources. This 
work is protected by U. S. Copyright Law. Unauthorized use including reproduction for redistribution requires the 




ADVANCED CONTROL ARCHITECTURES FOR GRID CONNECTED AND 












Presented to the Faculty of the Graduate School of the  
 
MISSOURI UNIVERSITY OF SCIENCE AND TECHNOLOGY 
 

















Mehdi Ferdowsi, Co-Advisor 


























All Rights Reserved 
  
iii 
PUBLICATION DISSERTATION OPTION 
This dissertation consists of the following five journal articles: 
Paper I – Pages 10-47, “Control of a single-phase standalone inverter without an 
output voltage sensor,” IEEE Trans. Power Electron., vol. 32, no. 7, pp. 5601–5612, July. 
2017. 
Paper II – Pages 48-85, “Grid voltage estimation and current control of single-
phase grid-connected converter without grid voltage sensor,” IEEE Trans. Power 
Electron., early access article. 
Paper III – Pages 86-110, “Indirect grid current control of an LCL filter based grid 
connected converter,” IEEE Journal Emerging and Selected Topics in Power Electron. 
(to be submitted) 
Paper IV – Pages 111-141, “Model Reference Adaptive Control Based Estimation 
of Equivalent Resistance and Reactance in Grid-Connected Inverters,” IEEE Trans. 
Energy Conv., early access article. 
Paper V – Pages 142-173, “Power-angle Synchronization with Fault Ride-through 
Capability for Low Voltage Grids,” IEEE Trans. Energy Conv. (under review, passed 





 This dissertation proposes new control algorithms dedicated towards improving 
the reliability, computational burden and stability in grid-connected and stand-alone 
based power electronic converter systems applicable for ac microgrids. 
Two voltage sensorless control architectures, one for stand-alone applications and 
the other for grid-connected application are established in this thesis. The output voltage 
of a standalone single-phase inverter is controlled directly by controlling the output filter 
capacitor current without using a dedicated output voltage sensor. A method to estimate 
the output filter capacitance is also presented. For the grid connected converter, a novel 
closed loop estimation is presented to estimate the grid voltage. In addition to the 
estimation of the grid voltage, the proposed method also generates the unit vectors and 
frequency information similar to a conventional phase-locked loop structure. The voltage 
sensorless algorithm is then extended to LCL filter based grid connected converters 
thereby proposing a new indirect method of controlling the grid current.  
Furthermore, addressing the stability issues in current-controlled grid tied 
converters, this dissertation also analyzes the power angle synchronization control of  
grid-tied bidirectional converters for low voltage grids. The power flow equations for the 
low voltage grid are analyzed and compensators are designed to ensure the decoupled 
control of active and reactive power. It is demonstrated that the proposed compensators 
are immune to grid fluctuations and ensure stable operation controlling the desired power 
flow to and from the grid.  
Detailed plant modeling, controller design, simulation and experimental results 
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1.1. REVIEW OF EXISTING CONTROL ARCHITECTURES FOR STAND-
ALONE AND GRID-CONNECTED CONVERTER SYSTEMS 
The single-phase and three-phase voltage source converter is the most commonly 
used power electronics converter for utility level stand-alone or grid-connected 
distributed generation units. With the focus on reducing emission due to power 
production by fossil fuels, renewable energy gained immense importance over the past 
few decades. Renewable energy being abundantly available with no cost, it can serve as 
an alternative for power production. Various renewable resources present offer their own 
advantages and disadvantages. The most commonly used renewable power sources are 
the wind energy and solar energy. Extraction of power from wind energy requires high 
initial cost for setting up of the wind power plant i.e. the wind turbine along with its 
mechanical and electrical control system for optimal usage. On the other hand solar 
energy requires the panels to be setup over along with its electrical and mechanical 
systems which also involve high initial cost. However, from the perspective of 
maintenance solar power plants are comparatively easier to maintain from the mechanical 
perspective as replacement of a wind turbine would involve replacing an old wind turbine 
with a newer one. On the contrary maintenance of solar power plants is easier from the 
mechanical perspective. However, it might get challenging to locate the exact point of 
problem in a solar power plant as generally mechanical failure of a solar panel is seldom 
observed. Despite all these advantages and disadvantages, due to the inherent intermittent 
nature of renewable power resources it becomes immensely challenging to connect these
2 
 
sources to the grid/local load directly. The latter issue enabled researchers to come up 
with interfacing power converter topologies for successful grid integration of renewable 
power resources. A DC-AC converter serves as the interface for the renewable power 
source to connect to the grid. Pointing out some drawbacks in the existing control 
architecture, advanced control technique to successfully integrate renewable resources 
with the grid is the main focus of this thesis.  
For grid-connected applications, the goal is to control the active and reactive 
power supplied to and from the grid. Since, the grid voltage is (generally) not dictated by 
the converter, this is achieved by controlling the current supplied by the converter to the 
grid. This control approach is known as the current control architecture [1]-[3], and is 
immensely popular due to its inherent simplicity and decoupled nature. Typical 
implementation with a L and LCL filters are shown in Figure 1.1 - Figure 1.3. The control 
scheme requires the accurate phase information of the fundamental component of the grid 
voltage. This information is obtained from a phase locked loop (PLL) which has the grid 
voltage as its input and generates the frequency and phase information (in the form of 
unit vectors) as its outputs. On the contrary, for stand-alone applications (see Figure 1.4) 
the goal is to control the output voltage. The output voltage requirement at the utility 
level is dictated as in [4] which clearly specifies the voltage rms to be within ±5% of the 
nominal voltage. General requirements necessitate a control architecture which needs to 
ensure a negligible steady-state error in the output voltage, a minimum total harmonic 
distortion (THD) under nonlinear loads, and a fast response during load transients.  The 
popularly used control architecture to achieve these is the two-loop control [5], [6], with 




Figure 1.1.  Current controlled architecture for single-phase grid-connected converter. 
 
 














The performances of the conventional control architectures have reported 
satisfactory performance. However, the following drawbacks are noted in the existing 
control architectures. The power electronic converter (stand-alone or grid connected) is 
crucial for utility applications. Hence it is important to ensure its reliable operation. As 
discussed above, it can be identified that the voltage and current sensors are extremely 
crucial in the control architecture and the smooth functioning of the converter. However, 
sensors are prone to failure. In situations where any sensor fails, the dedicated control 
system for the converter will be jeopardized and in worst case this may cause 
disconnection and complete shutdown of the corresponding power converter. So, for 
increased reliability, there is a need to look for possible sensorless control algorithms. A 
sensorless algorithm may act as a suitable backup and take over once a sensor failure is 
identified. From protection point of view, removing the current sensors is not advisable. 
However, possible sensorless control algorithms can be ventured to replace the voltage 
sensor. A sensorless algorithm also saves space and cost. This results in a more compact 
design. 
The LCL filter based grid connected converter has reported excellent grid current 
quality. However, the controller itself is challenging to design. Direct control of the grid 
current implies designing a controller for a third order system. This is not straight 
forward and generally involves a complex controller structure [7]. Multiple control loops 
have also been proposed for LCL based grid connected converters, [8]-[15], for stability 
and resonance damping at the cost of increased sensors. In general, the grid side current 
is chosen as the variable for the outer loop while the inner loop variable is chosen as the 
capacitor current [8], [11], [12],or the converter current [13] or the filter capacitor voltage 
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[14], [15]. However design of a multi-loop control structure is not trivial and requires 
detailed mathematical analysis [8], [11]. Compared to controlling the grid current, control 
of the converter side current is simple. Hence, alternative approaches to control the grid 
current by controlling the converter side current can be ventured. Additionally, accurate 
and optimized controller design depends on knowledge of accurate plant parameters. The 
plant parameters change depending on the operating conditions, temperature and ageing. 
So an online estimation of the plant parameters can be done to get an accurate plant 
model and tune the control parameters accordingly. 
Finally, the popularly used current controlled architecture for grid connected 
converters are reporting stability problems in weak grid conditions with multiple 
converters connected in parallel. The loss of stability is mainly due to unmodelled and 
simplified PLL dynamics [16]-[20]. While research is still being carried on to 
mathematically model the issue, there is a parallel need to come up with alternate control 
algorithms which eliminate the PLL structure but still retain the advantages of the current 
control architecture.  
1.2. RESEARCH CONTRIBUTION 
Addressing the above problems, this dissertation proposes the following solutions 
for grid connected and stand-alone converter systems. Some of the solutions are proposed 
for single-phase systems. However, they are equally applicable to corresponding three-
phase architectures. 
A methodology to control the output voltage of a standalone single-phase inverter 
without using a dedicated output voltage sensor (addressed in Paper I). The proposed 
control architecture aims to control the output voltage by controlling the output filter 
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capacitor current. In addition to eliminating the voltage sensor, the proposed control 
method achieved better total harmonic distortion (THD) in the output voltage compared 
to existing conventional control methods. The plant modeling and controller design for 
the proposed control technique are presented. The proposed method depends on having 
the value of the output filter capacitance. A method to estimate the output filter 
capacitance is also presented. Dependence of the system parameters on the proposed 
control is studied.  Rigorous analysis is done to show that the proposed sensorless scheme 
ensures the output voltage is within specified regulations at utility level.  
For grid connected applications, it is important to know the phase and frequency 
of the grid voltage. This dissertation (Paper II) presents an estimation algorithm to 
estimate the grid voltage and control a single-phase grid connected converter without a 
dedicated grid voltage sensor. The main focus is given to current controlled architectures 
which need phase locked loops (PLL) for their operation. The grid voltage estimation 
method is proposed based on the active and reactive power delivered by the converter to 
the grid. In addition to the estimation of the grid voltage, the proposed method also 
generates the unit vectors and frequency information similar to a conventional PLL 
structure. The effect of circuit non idealities and parameter variations are considered and 
analyzed in details, thereby establishing their effects on the proposed estimation scheme. 
The proposed estimation algorithm is equally applicable for three phase grid connected 
systems. The proposed estimation method is then applied to LCL based grid connected 
converter to develop an indirect grid current control algorithm (Paper III). The new 
control algorithm of LCL based grid connected converter system uses the same number of 
sensors as a conventional direct grid current control algorithm (one current and one 
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voltage sensor). However, compared to the direct grid current control, the proposed 
control structure is simple in design as it controls the converter side current which 
follows an equivalent first order system. Fundamental and harmonic components of the 
filter capacitor voltage are estimated and the corresponding filter capacitor currents are 
computed from these estimated values. The fundamental and harmonic filter capacitor 
currents are then compensated from the converter side thereby indirectly controlling the 
grid current. 
Addressing the issue of parameter variations, this dissertation proposes an online 
estimation based on model reference adaptive control (MRAC) approach in obtaining an 
accurate model of a grid connected inverter system. Active and reactive power based 
MRAC approaches are used to estimate the equivalent resistance and reactance between 
the inverter and the grid. Detailed stability analysis of the MRAC approach is presented. 
The system models for the MRAC controller design are derived and guidelines on the 
controller parameters selection are proposed.  
Addressing the stability issue in conventional current controlled grid connected 
converter systems, this dissertation analyzes the power angle synchronization control of a 
grid-tied bidirectional dc-ac converter is investigated for low voltage grids (Paper V). 
The concept of power angle synchronization based control is to replace the current 
controlled architecture with voltage controlled architecture. In other words, the active and 
reactive power delivered to and from the grid is now controlled by controlling the voltage 
at the output of the converter. The power flow equations for the low voltage grid are 
analyzed and compensators are designed to ensure the decoupled control of active and 
reactive power. The proposed control system operates without the need for a phase 
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locked loop during balanced and unbalanced grid conditions. The proposed power angle 
synchronization shows stable start-up, steady state and transient state operation during 
balanced grid conditions ensuring the desired power flow to and from the grid. It is also 
demonstrated that the compensators are immune to grid fluctuations and to a large extent 





I. CONTROL OF A SINGLE-PHASE STANDALONE INVERTER WITHOUT 





This paper analyzes the possibility of controlling the output voltage of a 
standalone single-phase inverter by directly controlling the output filter capacitor current 
without using a dedicated output voltage sensor. The plant modeling and controller 
design are presented. The proposed method depends on having the value of the output 
filter capacitance. A method to estimate the output filter capacitance is also presented. 
Rigorous analysis is done to show that the proposed sensorless scheme is largely 
insensitive to parameter variations and ensure the output voltage is within specified 
regulations at utility level. It is also demonstrated in the paper that compared to the 
conventional voltage control scheme the proposed control scheme ensures an improved 
total harmonic distortion (THD) of the output voltage waveform. Experimental results 




The single-phase voltage source inverter is the most widely used power electronic 
converter for utility level standalone distributed generation units. The output voltage 
requirement at the utility level is dictated as in [1] which clearly specifies the voltage rms 
to be within ±5% of the nominal voltage. General requirements necessitate a control 
  
11 
architecture which needs to ensure a negligible steady-state error in the output voltage, a 
minimum total harmonic distortion (THD) under nonlinear loads, and a fast response 
during load transients. Thus the control of such inverters has become a topic of interest 
among researchers. Unlike a three-phase inverter, a single-phase inverter cannot be 
directly controlled in the synchronous frame of reference. Authors of [2], [3] proposed to 
do so by creating a fictitious quadrature axis. Though the modeling and control of the 
inverter becomes simple in the fictitious synchronous frame of reference, the conversion 
itself involves additional computations and inherently introduces delay in the system. 
Furthermore, additional controllers as shown in [4] are necessary to maintain the output 
voltage under nonlinear loads. Over the past years, several nonlinear, adaptive, hysteresis, 
repetitive and geometric based control structures have been proposed for controlling 
single-phase inverter systems [5]−[15]. However, each of these interesting control 
structures have their limitations namely modeling complexities, detailed mathematical 
derivations, unsatisfactory performances under nonlinear loads, parameter sensitivity etc. 
Among the proposed control structures for single-phase inverters in the literature, the 
proportional resonant (PR) controller is arguably the most popular. The PR controller in a 
stationary frame of reference is the equivalent counterpart of the proportional integral 
(PI) controller in the synchronous frame of reference. Initially proposed in [20], the PR 
controller has been successfully implemented to track linear and nonlinear currents in 
current controlled grid connected converters [16]−[18]. It has also been applied to 
standalone converters to control their output voltage [5], [21]. The controller has reported 
excellent steady state error tracking under linear loads. However, as shown in [19], the 
controller has stability issues under nonlinear loads. This is primarily because with the 
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addition of resonant peaks at the dominant harmonic frequencies, namely third, fifth and 
seventh, the phase margin of the control loop deteriorates. The system stability thereby 
puts a limit on the resonant gains at higher harmonic frequencies, thereby requiring 
additional measures to improve the phase margin and reduce the voltage THD under 
nonlinear loads [19].  
All the previous control architectures discussed for single-phase inverters use an 
output voltage sensor. In this paper, we take a novel step by eliminating the output 
voltage sensor and investigate the possibility of controlling a standalone inverter without 
the voltage sensor. Sensorless control has been proposed for grid connected converter 
systems where the power flow between the converter and the grid is controlled without 
the need of dedicated grid voltage sensors [22]−[24]. However, to the best knowledge of 
the authors, sensorless voltage control approaches have not been discussed for standalone 
inverters in the literature. With a regulated dc bus voltage, faults in single-phase inverter 
systems are generally caused by overcurrents. Hence, eliminating the output voltage 
sensor does not compromise the system protection. In fact, the elimination of the voltage 
sensor saves cost and space. Additional circuitry and wiring requirements are also 
reduced. The inverter may have to operate in an environment where it is subjected to high 
temperature, electromagnetic interference (EMI), and noises. In such conditions, sensors 
are prone to errors and physical damage. One such example is the hybrid power train 
where the power electronics converters have to operate under high temperature, noise and 
vibrations. A damaged or inaccurate sensor will jeopardize the entire system. A 
sensorless control scheme thus adds to the reliability of the overall system. It actsas a 
backup during sensor failure thereby preventing complete shutdown of the system. 
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However, it must be ensured that the output voltage meets the desired specifications for 
utility applications [1]. Addressing this issue, the control methodology presented in this 
paper ensures that the output voltage is within the prescribed limits. The approach aims to 
control the output voltage by directly controlling the output capacitor current. An 
estimation of the output filter capacitance, required for this purpose is also discussed. It is 
demonstrated that the proposed control scheme ensures better THD of the output voltage 
under nonlinear loads compared to the conventional voltage control approach. A 
thorough analysis is done to show that such estimation along with the proposed control 
structure is largely immune to parameter fluctuations.  
The rest of the paper is arranged as follows. The proposed control scheme is 
presented in Section 2. This section also includes the estimation of the output voltage and 
the output filter capacitance prediction. The modeling of the rms voltage control loop and 
the sensitivity of the output voltage to the parameter variations is shown in Section 3. The 
results are discussed in Section 4, while the conclusion presented in Section 5. 
 
 




2. CONTROL ARCHITECTURE 
 
The schematic of a standalone inverter is shown in Figure 1. In the figure, L is the 
filter inductance, r is the resistance representing the ohmic loss of the switches and the 
filter inductor, C is the filter capacitance, iL is the filter inductor current, io is the load 
current, ic is the capacitor current, vc is the output voltage of the converter, and vi is the 
output voltage of the bridge. The filter inductor and load current are measured. However, 
unlike conventional voltage control methods the output voltage is not measured for the 
proposed sensorless control scheme.  
2.1 Review of the Conventional Voltage Control Method 
The inductor current and output capacitor voltage dynamics for the circuit as 
shown in Figure 1 are given as 
    L L i c
di
L ri v v
dt
    (1) 




   (2) 
The inductor current, output capacitor current, and load current are related as 
    L o ci i i   (3) 
The multi loop structure with an outer voltage loop and an inner current loop [21] is 
generally used as the controller structure. The control structure introduces output 
impedance dependent on the load current. It has been reported that the choice of the 
capacitor current feedback in the inner current loop ensures much lower output 
impedance compared to the inductor current feedback approach [21]. The controller 
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structure is presented in Figure 2. The output voltage feedforward is also added to the 
control loop. With such a control structure, the open loop gain is given as [21] 













where Gv(s) is the voltage compensator and kpc the proportional gain of the inner current 
loop. The system represented by (4) is a second order system. With an increase in the 
controller gain, especially at the higher harmonic frequencies, the phase margin of the 
system deteriorates. So there is a tradeoff between achieving a high bandwidth and 
stability in the open loop gain represented by (4). Often phase lead compensators are 
needed to improve the phase margin as reported in [19]. 
 
 
Figure 2.  The conventional voltage control structure with capacitor current feedback. 
 
 





Figure 4.  The current control loop with the corresponding plant. 
 
2.2 Proposed Control Scheme 
The overall block diagram of the proposed control scheme is shown in Figure 3. 
The control structure has three distinct parts, the voltage RMS controller, the filter 
capacitor current reference generator, and a current controller. Each of the section is 
sequentially described in details. The output voltage of a single-phase inverter can be 
controlled by controlling the capacitor current. To produce the desired output voltage 
vcref, an inductor current reference can be set as  
Lref o crefi i i   (5) 






  (6) 
It is worth mentioning that metallized polypropylene film capacitors are the most 
common choice as filter capacitors. These capacitors have negligible equivalent series 
resistance (ESR). On the basis of this knowledge, the resistive drop across the output 
capacitor has been ignored in (6). It can be seen from (1) that inductor current iL can be 
controlled by vi, the output of the bridge, while the dynamics of output voltage vc can be 
controlled by controlling inductor current iL. Thus output voltage vc can be indirectly 
controlled by controlling vi. A properly designed controller will ensure that the output of 
the bridge (vi) is able to maintain the inductor current at its desired reference iLref (as in 
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(5)) thereby ensuring that capacitor current ic is maintained at icref as given in (6). This in 
turn will ensure that the output voltage is maintained at the desired reference value vcref. 
However, it should be noted that an accurate knowledge of the value of the output filter 
capacitor is needed in (6). The rms voltage controller in Figure 3 gives an estimation of 
the filter capacitor which is used to calculate the capacitor reference current (as in (6)). 
The capacitor reference current generator in Figure 3 basically implements (6). The 
estimation of the capacitor and capacitor reference current generation will be addressed in 
details in the next section. Capacitor reference current icref is added to the load current to 
generate reference inductor current iLref as in (5). A well-designed current controller 
ensures that the actual inductor current iL tracks iLref. The current controller structure is 
represented as  
( ) ( ( ) - ( )) ( ) ( )i Lref L c crefv s i s i s G s v s   (7) 
where Gc(s) represents the current controller. Generally output voltage vc is treated as a 
disturbance input in (1) and is used as the feedforward term in (7) [21]. However, as a 
voltage sensor is not being used, vc is not available. So vcref is used as the feedforward 
term. The control structure is shown in Figure 4.  
The design of the controller needs the knowledge of the plant model. In other 
words, the open loop gain of the plant and controller must be known. The loop gain of the 
proposed control structure is derived next. Taking the Laplace transform of (2), (3), (5) 
and (6) and using them in (7) leads to 





Also, in the Laplace domain (1) and (2) can be combined as 
   2 1 ( ) ( ) ( )c o is LC srC v s sL r i s v s      (9) 
Substituting vi(s) from (8) in (9) results in 
     2 ( ( )) 1 ( ) ( ) 1 ( ) - ( )c c c cref os LC s r G s C v s sCG s v s sL r i s       (10) 
 
or,         
2 2
( ) 1
( ) ( ) - ( )




sCG s sL r
v s v s i s
s LC s r G s C s LC s r G s C
 

     
 (11) 
which can be rearranged in the standard form as 
( ) 1 1
( )
( ) ( ) ( )
( ) 1 ( ) 1
1 1





sC sL r sCv s v s i s
sCG s sCG s








The block diagram representation of (12) is shown in Figure 5. The load current io is 
generally treated as an disturbance input. From (12), treating io as a disturbance input, the 
transfer function relating vc and vcref need sto be found. This transfer function will serve 
as the closed loop gain. The closed loop gain is obtained as 
( ) 1
( ) ( )
( )



















Equation (13) is in the standard form. The open loop gain is found by inspection of (13). 

















Figure 5.  Closed loop equivalent representation of the controller structure. 
 
The controller parameters will be selected based on the open loop gain in (14). 












or,                                              1 2( ) ( ) ( )olG s G s G s   (16) 

















It can be observed from (15) and (16) that the open loop gain at low frequencies is 
primarily dictated by G1(s). However, as frequency increases the influence of G1(s) 
decreases. So at higher frequencies the open loop gain is dictated by G2(s). Hence it can 
be asserted that the system bandwidth and response to harmonic frequencies can be 
controlled by Gc(s). It should also be noted that similar to the voltage control architecture 
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From (3) and (5) it is worth noting that 
- -Lref L cref ci i i i  (18) 
So, unlike in voltage control structures, it can be concluded that the choice of the inductor 
current or the capacitor current as the control variable makes no difference to the 
performance of the control loop for the proposed scheme. 
Since a single-phase system is expected to produce a sinusoidal output, a PR 
controller with the resonant peak at the fundamental frequency is sufficient as the current 
controller. However, since any standalone system must have the capability to cater 
nonlinear loads, the controller is augmented with resonant peaks at dominant harmonic 
frequencies, namely the third, fifth and seventh harmonic frequencies. Incorporating the 
















  (19) 
In (19), kp is the proportional gain, krn and ωcutn are the resonant gain and cut off 
frequency at the nth harmonic frequency. The proportional gain and resonant gains are 
chosen such that the bandwidth is about 3 kHz, while the gain at the fundamental and 
compensated harmonic frequencies is at least 40 dB. It should be noted that since the 
open loop system has a first order behavior, the phase margin at 3 kHz is sufficiently high 
(about 75 degrees). Such high phase margin and bandwidth cannot be simultaneously 
achieved with the conventional voltage control architecture. The different components 
used for the circuit in Figure 1 are listed in Table 1. It should be noted that in Table 1, r is 
taken as the summation of the winding resistance of the inductor and twice the on state 
resistance of each switch (r = rdc+2Rds). With the controller parameters represented in 
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Table 2, the open loop frequency response of the plant and the controller is shown in 
Figure 6. The corresponding close loop response is shown in Figure 7. For the chosen 
controller parameters, the output impedance Zo is shown in Figure 8. It can be seen that 
the output impedance is very low at the fundamental and compensated harmonic 
frequencies. The effect of the delay introduced due to the sampling, computation and 
PWM update was not considered in the controller design. The delay adds an additional 
phase lag to the system [4]. Hence it is important to verify that the phase lag does not 
make the closed loop system unstable. The phase lag introduced due to the delay is 
approximated as 
-1- ( )del deltan T   (20) 
For a switching frequency of 20 kHz, a double sample and update scheme in one 
switching cycle gives Tdel of 25 micro seconds. Using (20), the phase lag at the cross over 
frequency of 3 kHz, is computed as 25 degrees. Hence the phase margin at the crossover 
frequency of 3 kHz decreases from 75 degrees to 50 degrees. This phase margin is still 
sufficient to ensure the stable operation of the closed loop system.  
 
Table 1. System Parameters. 
Part Manufacturer Specifications 
Inductor(L) Hammond (195G20) L=5 mH, rdc = 40 mΩ 
Capacitor (C) Epcos (B33364A5206J050) 20 μF, 440 V 
Switches (S1-S4) Infineon (IPP600N25N3) Vds=250 V, Id =25 A, Rds = 80 mΩ 
Dc bus capacitor Epcos (B43704B5338M) 450 V, 3300 μF 




Table 2. Controller Parameters. 
kp (V/A) 80 




ωcut1 (rad/sec) 10 
ωcut3 (rad/sec) 20 
ωcut5 (rad/sec) 30 
ωcut7 (rad/sec) 40 
 
 





Figure 7.  Closed loop frequency response of the current controller and plant. 
 
 





2.3 Estimation of the Output Filter Capacitance 
It can be seen from (6) that the value of icref is dependent on the value of output 
capacitance C. An inaccurate estimate of C will cause the output voltage to deviate from 
the desired reference value. An output voltage rms control loop is proposed to get an 
estimate of the filter capacitance (see Figure 3). To get the rms value of the output 
voltage, an estimation of the output voltage is needed. The output voltage estimation is 
done using the concept of virtual flux [22], [23] . The virtual flux is computed as 
 vir i e L e Lv r i L i     (21) 
where re and Le are the assumed value of the resistance and inductance of the filter 
inductor. A pure integrator has dc drift problems. Hence the integration in (21) is 
generally performed by a low pass filter. However, low pass filtering  
is always associated with phase lag and attenuation in the gain. A better alternative is to 













The filter as shown in (22) is generally used for positive and negative sequence 
separation [25], [26] and has been used for virtual flux generation in [22]. The virtual 
flux is multiplied by ωref to generate the signal vest which is passed through an 
orthogonal signal generator (OSG) to generate the signal vestquad. The OSG is realized 















Thus if vref = Vrekpkcosθ, then vest = Vestpksinθ1 and vestquad = −Vestpkcosθ1. With the 
knowledge of vest and vestquad, an instantaneous computation of the rms of the estimated 
voltage can be done. To do so, an operation similar to the scalar product between the 
reference and estimated voltage is performed. The operation is represented as  
, -ref est quad est ref estquadv v v v v v    (24) 
or,                                      ,ref est refpk estpk errv v V V cos    (25) 
Where, vquad = Vrefpksinθ, Vrefpk is the peak value of the reference voltage, Vestpk is the peak 
value of the estimated voltage and δerr is the angle between them. The phase shift 
between the two voltages occurs if actual resistance r and inductance L in the circuit 
deviate from the assumed resistance re and inductance Le respectively. However 
considering the phase shift to be small cosδerr ≈ 1. So (25) can be written as 
,ref est refpk estpkv v V V    (26) 








  (27) 
With the peak of the estimated voltage known, the rms value of the estimated voltage can 





V   
(28) 
The rms calculation shown in (28) is valid for sinusoidal waveforms. The calculated 
virtual flux, ψvir, in (21) involves an integration which is equivalent to low pass filtering. 
Hence ψvir has negligible higher order harmonics. The estimated voltage, vest which is 
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computed from the ψvir is thus sinusoidal and can be safely used in (28) to give accurate 
estimate of the rms component. The rms calculation is demonstrated in Figure 9. 
 
 
Figure 9. Computation of the rms value for the estimated filter capacitance. 
 
The error between the reference rms value and the estimated rms value is 
processed by an integral controller as shown in Figure 3. The output of the rms control 
loop of Figure 3 serves as the additional capacitive susceptance required to converge the 
estimated rms value with the desired rms value. This output is added to the initial 
assumed capacitance susceptance. The actual capacitance is now modified to Cact to be 
used in the next cycle for the capacitor current reference generation. The reference 
capacitor current generation is shown in Figure 10.  
 
 




3. DESIGN GUIDELINES FOR THE RMS CONTROLLER AND SENSITIVITY 
ANALYSIS 
 
3.1 Modeling the RMS Control Loop 
The selection of the parameters of the rms controller can only be done from the 
knowledge of the corresponding plant. Hence, it is important to have an idea of the plant 
to design the controller. The output of the rms controller serves as the estimated 
capacitive susceptance (see Figure 3). To have an idea of the plant, it is necessary to 
derive a transfer function relating the change in the output rms voltage to the change in 
the estimated capacitance. To compute the above mentioned transfer function, it is 
assumed that the current loop is much faster (at least ten times) than the rms voltage 
control loop and ensures exact tracking of the reference current without any steady state 






  (29) 
Again neglecting any deviations in r and L (re = r, Le = L) 
cestpk cpkV V  (30) 







  (31) 
Considering Vrmsref to be the rms value of the desired output voltage, the error in the rms 
voltage is calculated as 
rmserr rmsref estrmsV V V   (32) 
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    (33) 







  (34) 






  (35) 
The transfer function relating the change in the output rms voltage to the change in the 
estimated capacitance is given in (35). Equation (35) serves as the plant transfer function 
for the rms controller. With this plant model, the closed loop representation of the rms 
controller estimating the capacitance is shown in Figure 11. The controller is taken as a 
simple integral controller. The frequency response of the loop is shown in Figure 12. 
Selecting kirms to be 0.03 Ω-1/V the bandwidth is kept at 80 Hz, which is far less than the 
current control loop. 
 
 







Figure 12.  Open loop frequency response of the rms voltage controller and plant. 
 
 
3.2 Parameter Sensitivity Analysis 
It can be seen from (21), that the output voltage is estimated based on the initial 
assumed values of resistance re and inductance Le of the filter inductor. These parameters 
change with the circuit operating conditions. The values of the parameters (re and Le) 
depend on temperature, time (ageing) and the ioperating condition of the converter. 
Hence, even an accurate initial estimate of the resistance and inductance will not be able 
to eliminate deviations in the estimated and actual output voltage. This section presents a 
sensitivity analysis of the actual output voltage rms value to the changes in the resistance 
and inductance for a 1 kVA inverter at full load conditions. For the analysis we consider 
the rms voltage control loop and the current control loop to be ideal ensuring no steady 








  (36) 
From (36), it can be understood that to find the actual output rms voltage, Cest has to be 
calculated under different load conditions. The detailed derivations are shown in the 






















     
 
       
 (37) 
where, rerr is the deviation in the resistance, Lerr is the deviation in the inductance, RL is 
the load resistance and XL the load reactance. The Cest under different loads are computed 
for variations in r and L. The estimated capacitance as shown in (37) is a function of rerr 
and Lerr. It can also be observed from (37) that Cest depends on the load impedance. 
Having a knowledge of Cest under different loads (from (37)) helps compute the actual 
output rms Vrms (using (36)). The deviations in Vrms from the desired reference Vrmsref 
under different load conditions with variations in r and L can then be calculated. The 
actual rms output voltage under variation in r with L unchanged for different power factor 
loads is shown in Figure 13. The corresponding plot as obtained from simulations is 
shown in Figure 14. The plot of the actual rms voltage for variations in L with r 
unchanged is shown in Figure 15, while the corresponding plot obtained from simulations 
is shown in Figure 16. It can be observed from the plots that the deviation in the voltage 
with variations in the resistance increases with the power factor, while the deviation for 
the variations in the inductance decreases with the increase in the power factor. However 
in both cases the variations are well within the ±5% limits of the nominal rms voltage as 
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specified in [1]. The simulated figures (Figure 14 and Figure 16) show similar trajectory 
as the theoretical figures (Figure 13 and Figure 15). Small deviations are contributed to 
the fact that the theoretical plots were done assuming that the control loops ensures 
perfect tracking of reference values with no steady state error (see Appendix). However, 
in practice the current controller does not ensure perfect tracking of the reference value 
and will have small steady state error. In addition to the above mentioned assumption, δerr 
being small, cosδerr in (25) was considered to be unity for the theoretical analysis. It 
should be noted that the plots in Figure 13 and Figure 15 are under rated load condition. 
Hence these plots present the worst case or maximum voltage deviation. Deviation in the 
output voltage under any other load is expected to be smaller than those presented in 
theoretical and simulate plots. 
 
 
Figure 13.  Theoretical rms output voltage with error in the assumed resistance at 





Figure 14.  Simulated rms output voltage with error in the assumed resistance at different 
load power factor. 
 
 
Figure 15.  Theoretical rms output voltage with error in the assumed inductance at 





Figure 16.  Simulated rms output voltage with error in the assumed inductance at 
different load power factor. 
 
 
4. RESULTS AND DISCUSSIONS 
 
4.1 Simulation Studies 
The proposed control is verified through preliminary simulations on a on a 400 
VA converter in the Simulink/PLECS platform. The power circuit and its load is kept 
similar to the experimental setup (discussed in the next section). The output voltage and 
the load current during a transition in linear load from 1 A to 5 A rms are shown in 








Figure 18.  Simulated voltage and load current waveforms during change in 
nonlinear load. 
 
The waveforms show a stable operation under linear and nonlinear loads with negligible 
distortions in the load voltage. 
  
35 
4.2 Experimental Verification 
The proposed control algorithm is experimentally verified on a 400 VA laboratory 
prototype. Limitation of the dc power supply in the laboratory restricted the output 
voltage to 80 V rms value. The circuit parameters details are given in Table 1. Hall effect 
current sensors (LA-55P) were used to measure the filter inductor and load currents. The 
control algorithm is implemented in the TMS320F28335 digital signal controller from 
Texas Instruments. The details on the configuration of the linear and nonlinear loads used 
for the test are shown in Figure 19. 
 
 
Figure 19. Configuration of the linear and nonlinear loads used for the experimental 
study. 
 
The controller performance for a step change in the load current from 1 A to 5 A 
rms is reported in Figure 20. The voltage waveform during a change in nonlinear load is 
shown in Figure 21. To verify the improvement in the output voltage THD under 
nonlinear loads, a comparison of the voltage waveform with the proposed scheme and the 
conventional voltage control scheme is shown in Figure 22. The conventional voltage 
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control scheme has an outer voltage loop with an inner current loop as shown in Figure 2. 
The output voltage feed forward term was also added. The control scheme is similar to 
the one presented in [21]. For the same filter inductor and filter capacitor the values of 
the bandwidth of the voltage control loop was at 1.8 kHz to achieve the same phase 
margin of 50 degrees. It can be clearly seen from Figure 22 that the proposed control 
scheme ensures less distortions in the output voltage with a THD of 1.6% compared to 
the conventional voltage control scheme which reported a THD of 2.4%. In both cases, 
the THD results were captured on the spectrum analyzer build in the oscilloscope. The 
output voltage during the startup of the system with the proposed control scheme is 
shown in Figure 23. The output voltage shows slight overshoot before settling to its 
reference of 80 V rms. The load current and estimated capacitance are also shown in 
Figure 23. The waveforms show a stable startup of the system with the proposed 
controller. The performance of the controller for a change in the reference voltage (80 V 
rms to 100 V rms) is shown in Figure 24. The waveforms confirm stable operation with 
negligible change in the estimated capacitance.  The performance of the rms controller in 
estimating the capacitance is demonstrated in Figure 25. With the inverter operating at 
steady state, the rms controller was this period the estimated capacitance value was 
forced to be 16 µF in the software. As seen from Figure 25, with the estimated value not 
equal to the actual capacitance value, the output voltage deviated from its nominal value 
of 80 V rms. However, with the rms controller enabled again, the correct value of the 






Figure 20.  Output voltage and load current waveforms during change in linear load. 
 
 





Figure 22.  Output voltage under nonlinear load with proposed control scheme (top) and 
conventional voltage control scheme (bottom). 
 
 





Figure 24.  Output voltage, load current and estimated filter capacitance during a change 
in reference from 80 V rms to 100 V rms. 
 
 
Figure 25.  Output voltage and estimated filter capacitance with rms controller disabled 
for 3 cycles and enabled again (Voltage : 50 V/div, Capacitor : 6.67 µF/div). 
 
Experimental results are also reported to demonstrate the effect of changes in r 
and L on the output voltage with the proposed control method. From the sensitivity 
analysis presented in Section 3.2, it is clear that the error in the initial assumed resistance 
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(re) creates maximum deviations in the output voltage near unity power factor operation 
(Figure 13 and Figure 14) while the error in the assumed filter inductance (Le) creates 
maximum deviation near zero power factor operation (Figure 15 and Figure 16). 
Experiments were performed for these conditions and the results are reported in Figure 
26 and Figure 27. Figure 26 shows the rms value of the actual output voltage and the 
estimated capacitance for error in the resistance at the unity power factor operation. To 
create the error in the resistance, the assumed resistance (re) in the software was changed. 
The graph of the rms value of the output voltage is similar to the theoretical and 
simulation results reported in Figure 13 and Figure 14, where near unity power operation 
the voltage deviations increase with increase in the error (rerr). The rms value of the 
actual output voltage and the estimated capacitance for error in the filter inductance under 
high inductive loads (power factor 0.1) is shown in Figure 27. The error in the inductance 
was created by manipulating the value of the assumed inductance (Le) in the software. 
The plot of the rms value of the output voltage is similar to the theoretical and simulation 
results reported in Figure 15 and Figure 16, where at near zero power factor operation, 
the rms value of the output voltage is greater than the desired reference when Lerr is 
negative. However, when the assumed inductance is more than the actual inductance (Lerr 
is positive), the actual rms value is less than the desired reference. The estimated 
capacitance in both cases (Figure 26 and Figure 27) is maintained around the nominal 
value of 20 μF by the rms controller. Voltage deviations are within the acceptable range 





Figure 26. The actual rms voltage and estimated capacitance for different rerr (%) at 




Figure 27.  The actual rms voltage and estimated capacitance for different Lerr (%) under 






This paper presents a scheme to control a single-phase standalone inverter without 
an output voltage sensor. The control approach, mainly based on the output capacitor 
current control is analyzed thoroughly. The system modeling is presented and a controller 
structure is proposed and designed based on the model. It is demonstrated that the 
presented control approach ensures better THD of the output voltage under nonlinear load 
conditions compared to conventional voltage control approach achieving a THD as low 
as 1.6%. The estimation of the output filter capacitance based on the output voltage rms 
control loop is also discussed. The output voltage estimation is done based on the virtual 
flux method. It is shown that the method is largely insensitive to the filter inductor 
resistance and inductance variations, keeping the output voltage within regulation 





The derivation of the estimated capacitance Cest, due to the variations in r and L is 
presented below.  For simplicity the calculations are present in a fictitious synchronous 
(d-q) frame of reference attached to the output voltage considering that the rms voltage 
control loop and the current loop ensures perfect reference tracking. Since we are 
interested in finding the deviation in the steady state voltage under parameter 
fluctuations, all equations reported below are at steady state neglecting any dynamics. 
The subscripts d and q in the following equations represent the corresponding d axis and 
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q axis quantities. 
For a given controller output voltage Vi, the steady state voltage across the filter 
capacitor, Vc in the d-q coordinates is given as 
id Ld Lq cdV rI LI V    (A1) 
iq Lq Ld cqV rI LI V    (A2) 
whereas the corresponding estimated voltage Vest is given as  
id e Ld e Lq estdV r I L I V    (A3) 
iq e Lq e Ld estqV r I L I V    (A4) 
Using (A1) and (A2) in (A3) and (A4) leads to 
estd err Ld err Lq cdV r I L I V    (A5) 
estq err Lq err Ld cqV r I L I V    (A6) 
where,                                err er r r   and err eL L L   (A7) 
Now, for a given Cest, the reference of the output capacitor current in the d-q coordinates 
is given as 
cdref est refqI C V   (A8) 
cqref est refdI C V  (A9) 












   (A11) 
  
44 
In the d-q coordinates Vdref = Vrefpk, Vqref = 0. Considering the current controller is 
ensuring perfect tracking under steady state conditions, Icd = Icdref = 0, Icq = Icqref and 












  (A13) 
For a load impedance of Z = RL+jXL, the load current Io is given as 
cd L od L oqV R I X I   (A14) 
cq L oq L odV R I X I   (A15) 
Solving (A14) and (A15), for Iod and Ioq 



































Lq oq cq est refd
L L
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   

 (A19) 
The rms control loop ensures that Vestd = Vrefpk. Using (A18), (A19), (A12) in (A5) Cest 
turns out as 
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II. GRID VOLTAGE ESTIMATION AND CURRENT CONTROL OF A SINGLE 






This paper investigates the possibility of estimating the grid voltage and 
controlling a single-phase grid connected converter without a dedicated grid voltage 
sensor. The main focus is given to current controlled architectures which need phase 
locked loops (PLL) for their operation. The grid voltage estimation method is proposed 
based on the active and reactive power delivered by the converter to the grid. In addition 
to the estimation of the grid voltage, the proposed method also generates the unit vectors 
and frequency information similar to a conventional PLL structure. The influence of 
various parameters like the dead-time, equivalent loss resistance, and the filter inductance 
on the proposed estimation method is studied in details. Experimental results validate the 




With the widespread use of renewable energy sources, the application of single-
phase grid connected power electronic converter is gaining popularity. The commonly 
used control approach for such converters is the current controlled method (see 
Figure 1(a)) which aims to control the active and reactive powers by controlling the 
current supplied to the grid [1]-[3]. The control scheme requires the accurate phase 
information of the fundamental component of the grid voltage [1]-[3]. This information is 
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obtained from a phase locked loop (PLL) which has the grid voltage as its input and 
generates the frequency and phase information (in the form of unit vectors) as its outputs 
[4]. Proposing accurate and improved PLL structures is a popular area of research and a 
few are reported in [4]-[9]. However, irrespective of the type of the PLL used, generally 
all PLLs use a voltage sensor to sense the grid voltage. Further, in the inverter mode of 
operation, the references for the output currents are generated from the knowledge of the 
grid voltage. So, the current controlled architecture is very much dependent on the 
accurate knowledge of the grid voltage for its operation. Similar to the current control 
approach, other popular control approaches for grid connected converter like the Model 
Predictive Control (MPC) approach [10]-[12] also needs the information of the grid 
voltage. MPC focuses on selecting the switching state which optimizes a desired cost 
function (see Figure 1(b)). The accuracy of the MPC approach relies on having an 
accurate plant model, which in the case of grid connected converters is dependent on the 






Figure 1.  Control structure for (a) current controlled VSC, (b) VSC controlled by MPC. 
Irrespective of the control structure used for the grid connected converter, it can 
be observed that knowledge of the grid voltage is essential for most of them. The grid 
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voltage is generally measured using a voltage sensor. The converter current is generally 
measured locally just after the converter bridge. However, in situations where the grid is 
physically far from the converter, installing the grid voltage sensor may not be feasible. 
In such cases elimination of the grid voltage sensor reduces additional circuitry and 
wiring requirements. From the hardware point of view elimination of the voltage sensor 
leads to a compact design and reduces the overall cost. Further, when the converter is 
physically distant from the grid, the cable connecting the sensor to the controller may be 
physically damaged. In such situations, sensorless operation adds to the reliability of the 
overall system. However, any control architecture without a voltage sensor must ensure 
very accurate and stable estimation of the grid voltage. 
Grid voltage sensorless control approaches have been proposed in the literature 
[13]-[19]. The estimation method presented in [13] is only applicable for unity power 
factor operation. Further, stable operation is ensured only under certain load conditions. 
The estimated method presented in [14] involves a derivative operation on the current. 
However, the derivative operation is prone to noise which increases the distortions in the 
control loop. An improved estimation of the voltage vector is presented in [23] where the 
concept of virtual flux is used to estimate the grid voltage. Infact, the most common 
method of grid voltage estimation without a grid voltage sensor is the virtual flux based 
estimation [23]-[19]. The virtual flux based estimation method involves an integration 
operation. A pure integrator has dc drift problems. Hence the integration is generally 
performed by a low pass filter. However, low pass filtering is always associated with 
phase lag and attenuation in the gain. Moreover, all virtual flux based voltage estimators 
neglect the resistive drop in the circuit. The basis of this assumption is that the winding 
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resistance of the filter inductor is very small. However, it must be remembered that this 
resistance is the equivalent loss representing the total losses of the switches in the 
converter bridge, the winding resistance of the filter inductor, and the resistance of the 
connecting cables. Furthermore, virtual flux based estimation also neglects variations in 
the filter inductance. Virtual flux based voltage estimation has been limited to direct 
power control (DPC) or MPC which do not need a PLL. However, to the best knowledge 
of the authors, sensorless PLL generation and its impact on the current control approach 
for the control of grid-connected inverters has not been discussed in the literature.  
Distinctly, this paper presents a grid voltage sensorless estimation method which 
estimates the fundamental component of the grid voltage as well as generates the 
information of phase, frequency, and unit vectors without the need of an additional PLL 
structure. As demonstrated with theory and supporting results, the proposed sensorless 
method gives accurate estimation of the phase (and unit vectors) even under distorted 
grid conditions. As with the virtual flux based estimation, the proposed estimation 
method depends on the inductance and equivalent loss resistance. Addressing this issue, 
the effect of the parameter variation on the proposed estimation method is studied in 
detail. Experimental results are provided which show the effective performance of the 
proposed grid voltage estimation scheme. The rest of the paper is arranged as follows. 
The proposed estimation with the corresponding system modeling and controller design 
is presented in Section 2. A detailed analysis on the effect of the dead time and variations 
of system parameters on the proposed estimation is presented in Section 3. Experimental 




2. CONTROL ARCHITECTURE 
 
2.1 Proposed Estimation of the Grid Voltage and Unit Vector Generation Without a 
Voltage Sensor 
A grid connected inverter is shown in Figure 2. In this figure, L is the filter 
inductance, r is the equivalent loss resistance, iL is the filter inductor current, vg is the 
voltage of the grid. It should be noted that only the inductor current, iL, is measured. The 
corresponding equivalent circuit of Figure 2 is shown in Figure 3. The values of the loss 
resistance and inductance used in the control algorithm may be different from the actual 
values in the circuit. Considering re and Le as the expected values of the loss resistance 
and inductance, voltage vi1 is calculated as 
1i i L ev v i r   (1) 
In (1), loss resistance re represents the ohmic loss of the switches, the losses in the filter 
inductor and connecting cable, and the voltage drop due to the dead-time effect (modeled 
in the next section). The overall block diagram of the proposed control technique is 
shown in Figure 4. In the figure, Pref is the active power reference, Qref is the reactive 
power reference, iLref is the reference value of the inductor current, Gc represents the 
current controller, vi is the output of the current controller, V
1
g is the peak values of the 
fundamental component of the estimated grid voltage, cosθ and sinθ are the unit vectors 
obtained from the proposed grid voltage estimation algorithm. The control diagram 
shown in Figure 4 is identical to conventional current control architectures except for the 
PLL being replaced with the proposed voltage sensorless estimation algorithm. The 





Figure 2.  A single-phase grid connected inverter. 
 
 
Figure 3.  Single line equivalent diagram of the circuit in Figure 1. 
 
 





The proposed voltage estimation method is based on model reference adaptive 
control (MRAC) based estimation structure. The MRAC technique is popularly used for 
parameter estimations in control systems. In the field of power electronics, MRAC based 
estimators have been successfully used for estimating the speed in sensorless drive 
systems. The control structure is well established for cage rotor [20]-[23], doubly fed 
induction [24], [25] and permanent magnet machines [26], [27]. Recent examples of 
application of MRAC based parameter estimation for grid connected converters are found 
in [30], [31] where the technique is used to estimate the parameters of an inverter. 
Examples of application of MRAC approach for converter control are presented in [32], 
[33]. The concept of the classic MRAC based estimation is briefly discussed here. The 
typical schematic of a MRAC system is shown in Figure 5. The system consists of a 
reference system, an adjustable system, and a compensator. The fundamental concept of 
the MRAC scheme is to process the error between F1 and F2 to generate the unknown 
parameter, which is then fed back to the adjustable system. A properly designed 
controller will eventually converge the error between F1 and F2 to zero, thereby matching 
unknown parameter x with its actual value in the system.  
 
 




Active and reactive power based MRAC structures will be used to estimate the 
grid voltage. For the instantaneous computation of the average power in a single-phase 
system, the active and reactive powers are calculated in a fictitious two phase (αβ) frame 
of reference. The in-phase (α axis) and quadrature (β axis) signals are generated using 
second order generalized integrators (SOGI) [34], [35].The SOGI structure consists of 
two filters given as 





















The SOGI structure implementing the transfer functions in (2) and (3) is shown in 
Figure 6 where Xph and Xquad are the in-phase and quadrature components of any arbitrary 
input X. Each of the signals vi1 and iL is passed through the SOGI structure tuned at the 
fundamental frequency (see Figure 7) to generate the corresponding in-phase and 






Lβ, respectively. It should be noted 
that the SOGI structure also helps to extract the corresponding fundamental components. 
 
 





Figure 7.  Generation of the in-phase (α) and quadrature (β) components. 
 
Once the in-phase and quadrature components are known, the active and reactive 
power based MRAC estimation method is presented next. In the αβ frame of reference 
active power P1 and reactive power Q1 delivered by the fundamental component of vi1 are 
given as 
   1 1 1 11 1 1 1
1
2
i i L LP jQ v jv i ji          (4) 
Separating the real and imaginary components 
 1 1 1 11 1 1
1
2
i L i LP v i v i      (5) 




i L i LQ v i v i     (6) 
The factor of 0.5 appearing in (4)-(6) is needed to keep the active and reactive power 
unchanged in both the frame of reference. At the same time, the active and reactive 
power supplied from source vi1 to vg (considering fundamental components only) 
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   (8) 
where,                            1 1
1 1i iv V   , 
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g gv V     and e gest eX L   
 
 
Figure 8.  MRAC structure to estimate V1gsinδ. 
 
 




In (7) and (8) V1i1 and V
1
g are the peak values of the fundamental component of 
voltage vectors vi1 and vg, respectively while δ is the angle between the fundamental 
component of vi1 and vg. Oberving (5), it can be seen that all the variables on the right 
side of the equation are known or can be computed. Similarly all variables in (7) are also 
known except the term V1gsinδ (as the grid voltage is unknown). Using the concept of 
MRAC based estimation, V1gsinδ can be estimated as shown in Figure 8, where P1 forms 
the reference variable and P2 the adjustable variable. The reference model is given by (5), 
while the adjustable model is given by (7). Exactly similar structure is used to estimate 
V1gcosδ, where Q1 forms the reference variable and Q2 the adjustable variable. Here, (6) 
serve as the reference model and (8) as the adjustable model. The estimation of V1gcosδ is 
shown in Figure 9. An integral controller is chosen as the desired controller in each case.  
The estimated values (V1gsinδ)est and (V
1
gcosδ)est help to give an estimate of the 
fundamental component of the grid voltage vg as discussed below. It should be 
remembered that δ is the angle between v1g and v
1
i1 (see Figure 10). Angle ε being known, 
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Figure 10.  Representation of the different voltage vector in the α-β frame of reference. 
 
Angle θ can be expressed as ε − δest (see Figure 10). Unit vectors cosθ and sinθ are then 
computed as 
cos cos cos sin sinest est       (13) 
sin sin cos cos sinest est       (14) 
Unit vectors cosθ and sinθ as in (13) and (14) are same as the unit vectors generated from 
a conventional PLL structure. These unit vectors are needed to generate current 
references in current controlled architectures and to transform any quantity from the 
stationary frame of reference to the synchronous frame of reference attached to the grid 
voltage vector. The fundamental component of the grid voltage can now be found as 
1 cosgest gestv V   (15) 







     (16) 
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The expression of ωgest as obtained from (16) is passed through a low pass filter to 
remove any high frequency noise in it. The filtered value of ωgest can be used to update 
the frequency in the SOGI structure (see Figure 6 and Figure 7) and to update the value 
of Xe in (7) and (8). From the theory and analysis presented in this section it can be 
concluded that the proposed estimation method gives an estimation of the fundamental 
component of the grid voltage, the unit vectors and the grid frequency. 
The estimated grid voltage and unit vectors are used to generate the reference for 
the inductor current from the reference values of the active and reactive power (see 
Figure 4). Conventional feedback current control [2], [38]−[40] is used to control the 
current delivered by the converter to the grid. A well designed current controller ensures 
that the actual inductor current tracks the desired reference value. For a single-phase 
system, proportional resonant controller, with resonant peaks at the fundamental and 
dominant harmonic frequencies is employed to track current reference iLref. The current 
controller is given as 














  (17) 
In (17) kp is the proportional gain, krn is the resonant gain and ωcutn is the cutoff frequency 
of the resonant controller at the nth harmonic frequency. The reference generation and 
details on the current controller is not the focus of this paper. The details can be found in 
[2], [38]−[40]. The important plant and current controller parameters are listed in Table 1. 
In Table 1, Tsw is the switching period, Tdel is the dead-time used to prevent simultaneous 
switching of the switches in the same phase leg of the converter, and Vdc is the dc bus 
voltage. The frequency response of the current controller and the plant is shown in Figure 
11. It is important for the controller to ensure sufficiently high gains at the fundamental 
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(60 Hz) and desired harmonic frequencies. It should be noted that in a single phase 
system the third, fifth and seventh harmonics are most dominant. The resonant gains are 
chosen such that the loop gain at the fundamental, third, fifth and seventh harmonic 
frequency is at least 40 dB. Such high gains ensure negligible steady state error. For the 
chosen controller parameters the crossover frequency was at 2 kHz with phase margin of 
74 degrees. It can be also checked that the phase delay introduced by the sampling and 
hold effect for a switching frequency of 20 kHz is less at the crossover frequency of 2 
kHz. 
 
Table 1. System and Controller Parameters. 
L (mH) 5 
r (Ω) 0.4 
Tdel (µsec) 0.5 
Tsw (µsec) 50 
Vdc (V) 150 
kp (V/A) 50 
kr1 (V/Asec) 1,000 
kr3 (V/Asec) 1,500 
kr5(V/Asec) 2,000 
kr7(V/Asec) 3,000 
ωcut1 (rad/sec) 10 
ωcut3 (rad/sec) 20 
ωcut5 (rad/sec) 40 
ωcut7 (rad/sec) 50 





Figure 11.  Loop gain plot of the current controller and plant. 
 
2.2 System Modeling and Guidelines for Controller Parameter Selection 
This section describes the system modeling for the proposed MRAC structures of 
Figure 8 and Figure 9. To design of the controller for the proposed MRAC based 
estimation structure in Figure 8, it is essential to know the corresponding plant model. 
This is not straightforward by directly looking at Figure 8. However, it should be 
remembered that the controller shown in the MRAC structure of Figure 8 has the error 
between P1 and P2 as inputs and produces the estimated value of V
1
gsinδ as an output. 
Thus, a system model relating the error in the active power (P1−P2) to the error in the 
estimation of V1gsinδ is needed to design the controller of the MRAC structure as 
proposed in Figure 8. The model is derived considering that the accurate value of the 
inductance and resistance is known. The active power P1 is given as 
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 1 1 1 11 1 1
1
2
i L i LP v i v i      (18) 




i LP v i
 
  (19) 
From Figure 3, the fundamental component of current iL can be represented as 









  (20) 








  (21) 
It should be remembered that in (20) and (21), X is the actual reactance. Using (21) in 








  (22) 
Defining Perr as P1− P2, the input to the MRAC controller for estimating V1gsinδ is given 
as 
    
1
1 11 sin sin
2
i




    (23) 
Note that the expression of P2 is substituted from (7) considering Xe = X. The system 









  (24) 







With the plant model as in (24), the closed loop representation of the MRAC estimator 
for the estimation of V1gsinδ is shown in Figure 12.  
 
 
Figure 12.  Closed loop representation of the MRAC structure for estimating V1gsinδ. 
 
The system model relating the change in the reactive power (Q1− Q2) to the error 
in the estimation of V1gcosδ is derived next. This model will help design the controller 
parameters of the MRAC structure represented in Figure 9. The input to the MRAC 
controller for estimating V1gcosδ is given as 
             1 1 1 11 1 1
1
2
i L i LQ v i v i      (25) 






i LQ v i
 
  (26) 
Substituting iL from (21) in (26) results 










  (27) 
Defining Qerr as Q1− Q2, the input to the MRAC for estimating V1gcosδ is given as 
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                        
1
1 11 cos cos
2
i




     (28) 
As in the previous case, the expression of Q2 is substituted from (8) considering Xe = X. 
The system model relating the change in reactive power to the to the error in estimation 
of V1gcosδ is given as 









   (29) 




gcosδ)est. The corresponding closed loop representation is 
shown in Figure 13. The system models given by (24) and (29) are identical in magnitude 
but opposite in phase. The magnitude is proportional to the peak value of the fundamental 
component of vi1. It should be noted that the system model presented in (24) and (29) are 
varying in nature as V1i1 changes depending to the magnitude and power factor of the 
current iL. For design simplification, the voltage drop in the filter inductor is considered 
to be sufficiently small (see Figure 3), and the magnitude of the fundamental component 
of vi1 can be taken equal to the nominal peak value of the grid voltage in (24) and (29). 
This converts the varying system models in (24) and (29) to fixed system models. The 
frequency response of the controller and plant estimating V1gsinδ is shown in Figure 14. 
The value of kact is taken as 10 W/V. This keeps the crossover frequency at 70 Hz. The 
value of kreact is taken same as kact but opposite in sign. Alternately, a controller with 
adaptively changing gain can also be designed. Such varuations would depend on the 
magnitude of the fundamental component of the controller output V1i. However, this 
would lead to a complex control algorithm involving additional calculations. Hence such 




Figure 13.  Closed loop representation of the MRAC structure for estimating V1gcosδ. 
 
 
Figure 14.  Open loop frequency response of the controller and plant estimating V1gsinδ. 
 
3. EFFECT OF THE DEAD-TIME AND PARAMETER SENSITIVITY 
ANALYSIS  
 
3.1 Modeling the Dead-Time 
A turn on delay (dead time) is used to prevent short circuit between the switches 
of the same phase leg in a voltage source converter (as in Figure 2). The dead-time adds 
to a drop (loss) in the output voltage. However, this drop is not linear. Under low 
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switching frequencies, the effect of this drop can be significant. Hence, it is importane to 
analyse the effect of the dead-time on the proposed estimation algorithm and suggest 
suitable compensation techniques. The effect of the dead-time on the proposed estimation 
method is analyzed here. The dead time, Tdel, creates a voltage drop given as [41] 








  (30) 
It should be noted as the voltage drop vdel1 depends on the direction of the current iL, the 
sign function has been used in (30). Similarly, the voltage drop due to the dead-time in 
the other phase leg is given as 








   (31) 
The total voltage drop due to the dead-time can then be calculated as 
                  1 2del del delv v v   (32) 
or,                                                       
2





  (33) 
The proposed estimation method is based on the fundamental components of the 
voltage and currents. So it is important to consider the fundamental component of vdel. 
Considering the inductor current as iL = ILpk cos (ωt-ϕ), the fundamental component of vdel 
is expressed as 

















Figure 15.  Qualitative representation of the inductor current (iL), voltage drop due to 
dead time (vdel) and its fundamental component (vdelfun). 
 
A typical example of the current waveform (iL), the voltage drop due to the dead time 
(vdel) and its fundamental component (vdelfun) are shown in Figure 15. It can be seen from 
Figure 15, that vdelfun is in phase with iL. Thus, it can be concluded that the fundamental 
component of the voltage drop due to the dead time can be modelled as a resistance (rdel) 
given as 







  (35) 







  (36) 
In (36), ILpk is the peak value of inductor current iL. Considering the inner current loop to 
be ideal and ensuring perfect tracking with no steady state error  
  
69 
            
Lpk refpkI I  (37) 
In (37), Irefpk is the peak value of inductor current iL. Using (37) in (36), rdel can be 
expressed as 







  (38) 
The resistance rdel will be included as a part of re in (1) (also shown in Figure 7).  
3.2 Parameter Sensitivity Analysis 
It is clearly evident from the discussions in the last section that the proposed 
estimation of the grid voltage depends on the assumed values of resistance re and 
inductance Le of the filter inductor. It should be remembered that loss resistance re is a 
combination of the ohmic loss of the switches, the losses in the filter inductor and 
connecting cable, and the equivalent resistance (rdel) representing the voltage drop due to 
the dead-time effect. Resistance rdel can be accurately modeled (as discussed in the 
previous subsection). However, the winding resistance of the filter inductor, connecting 
cable and the ohmic losses of the switches change with the circuit operating conditions. 
Variation in the inductance value is also common. Hence, even an accurate initial 
estimate of the resistance and inductance will not be able to eliminate deviations in the 
estimated and actual output voltage. This section presents a sensitivity analysis of the 
estimated voltage to the changes in the resistance and inductance for a 1 kVA inverter at 
full load conditions. The detailed derivations are shown in the Appendix. The theoretical 
plot of the deviations in the magnitude and phase of the estimated grid voltage as 
obtained from the results in the Appendix for different conditions are shown in Figure 16 
to Figure 19. The deviations when delivering rated active power for changes in the 
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resistance and inductance are shown in Figure 16 and Figure 17. While, the deviations 
when delivering rated reactive power for changes in the resistance and inductance are 
shown in Figure 18 and Figure 19. The corresponding results obtained from simulations 
are also included in each Figure The simulated plots show good concurrence with the 
theoretical plots.  
It can be observed from Figure 16 that there is no deviation in the phase of the 
estimated voltage with changes in the resistance when supplying active power. Hence, it 
can be concluded that accurate unit vectors are obtained even with variations in the 
resistance when the inverter is delivering active power. Observing Figure 19, similar 
conclusions can be made for changes in the inductance when the converter is supplying 
reactive power. For the case when the converter is delivering reactive power, variations 
in the resistance causes errors in the phase of the estimated voltage (see Figure 18). In 
this case, the error in the magnitude of the estimated voltage is negligible. Similar 
observations are noted for variations in the inductance when the converter is delivering 
active power (see Figure 17). However, it should be noted that the deviations in the 
magnitude of the estimated voltage from the actual value with variations in inductance 
when supplying reactive power is much more compared to deviations in the magnitude of 
the estimated voltage with variations in resistance when supplying active power. 
Similarly, the deviations in the phase of the estimated voltage from the actual value with 
variations in inductance when supplying active power is much more compared to 
deviations in the phase of the estimated voltage with variations in resistance when 




Figure 16.  Error in the magnitude and phase of the estimated voltage with variation in 
the resistance when supplying rated active power. 
 
 
Figure 17.  Error in the magnitude and phase of the estimated voltage with variation in 





Figure 18.  Error in the magnitude and phase of the estimated voltage with variation in 
the resistance when supplying rated reactive power. 
 
 
Figure 19.  Error in the magnitude and phase of the estimated voltage with variation in 




4. RESULTS AND DISCUSSIONS 
 
The proposed algorithm for the estimation of grid voltage without the voltage 
sensor was experimentally verified on a scaled down 400 VA laboratory prototype. The 
proposed estimation and control algorithm was implemented in the TMS320F28335 
digital signal processor from Texas Instruments. IPP600N25N3 MOSFETs from Infineon 
were used as switches in the converter bridge. Hall effect current sensor (LA-55P) was 
used to measure the inductor current. The estimated grid voltage with the proposed 
estimation method during starting the system is shown in Figure 20. It can be observed 
that a stable startup is ensured by the proposed algorithm. The estimated voltage and the 
generated unit vectors for a purely sinusoidal grid voltage with no harmonics are shown 
in Figure 21. The grid voltage is then mixed with harmonics and the estimation under 
distorted grid voltage is reported in Figure 22. In this figure, the grid voltage had a THD 
of 7%. It can be seen the proposed voltage sensorless estimation technique is able to 
extract the fundamental voltage and generates distortion free unit vectors in both cases. 
The performance of the proposed method in estimating the grid voltage during changes in 
the grid is reported next. The estimated waveform during a voltage sag in the magnitude 
of the grid voltage by 50% is shown in Figure 23, while Figure 24 shows the estimated 
voltage when the phase of the grid voltage is changed by 45 degrees. The waveforms 
confirm that the proposed estimation is able to track the grid voltage during sudden 
changes in the grid. 
A comparison of a conventional PLL structure and the proposed sensorless 
estimation technique is reported in Figure 25. The popularly used single phase SOGI PLL 
structure [4] was chosen as the conventional PLL structure. It can be seen from 
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Figure 25, that the proposed sensorless estimation technique reports the same frequency 
and same unit vectors as the SOGI PLL. 
 
 
Figure 20.  The estimated voltage during startup (Voltage scale:50V/div). 
 
 
















Figure 24.  The estimated voltage during a change in the phase of grid voltage by 45 
degrees (Voltage scale:50V/div). 
 
 
Figure 25.  Comparison of the estimated frequency from the proposed scheme with the 
frequency generated from SOGI PLL structure. (Frequency  scale: 30 Hz/div). 
 
The performance of the proposed sensorless estimation scheme for the grid 
connected converter operating in current controlled mode of operation is reported next. 
The waveforms of the current, active and reactive power during a transient change in 
active power from zero to the rated value of 400 W are shown in Figure 26. The 
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waveforms confirm that the proposed estimation scheme ensures operation at unity power 
factor. The corresponding waveforms when the converter is delivering rated reactive 
power of 400 VA to the grid are shown in Figure 27. It can be observed from the figure 
that the operation is now at zero power factor. The waveforms in the rectifier mode of 
operation when rated active power is drawn from the grid are reported in Figure 28. The 
figure shows the grid current is now out of phase to the grid voltage. It should also be 
observed from Figure 26 − Figure 28, that the current waveforms were distorted for about 
half of the line cycle. The desired phase tracking was also absent. This is time the 
proposed algorithm needs for synchronization. In other words, the proposed algorithm is 
capable of tracking the grid voltage within half line cycle as a regular PLL structure. 
 
 
Figure 26.  Grid voltage, current, active and reactive power when delivering rated active 





Figure 27.  Grid voltage, current, active and reactive power when delivering rated 
reactive power (Active Power: 200W/div, Reactive Power: 200VAR/div). 
 
 
Figure 28.  Grid voltage, current, active and reactive power when delivering rated active 








This paper presented an estimation method of the grid voltage in single phase grid 
connected converter system without the need of a grid voltage sensor. The proposed 
method can be used as an alternative to conventional PLL structures which need a 
dedicated voltage sensor. The estimation algorithm was able to extract the fundamental 
component of the grid voltage under distorted grid conditions and generate the unit 
vectors from it. In addition, it gave an estimation of the grid frequency. The system 
model required for the controller design was presented.  The effect of the dead-time on 
the proposed estimation method was studied and a model for the voltage drop due to the 
dead-time was developed. The effects of parameter mismatch, basically the filter inductor 
inductance and equivalent loss resistance, on the estimated voltage were also analyzed. 
Rigorous experiments were performed and the results showed that the performance of the 
proposed sensorless method was very similar to conventional PLL based control 




The deviation of the estimated voltage from its actual value due to the variations 
in r and L is presented below. For simplicity the calculations are present in a fictitious 
synchronous (d-q) frame of reference attached to the estimated voltage considering that 
the inner current loop ensures perfect reference tracking. The deviations in the steady 
state voltage under parameter fluctuations being of main interest, all equations reported 
below are at steady state neglecting any dynamics. Further, as the fundamental 
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component is of main interest, the equations reported below mainly consider the 
fundamental components. The subscripts d and q in the following equations represent the 
corresponding d axis and q axis quantities, while superscript 1 refer to fundamental 
components.  
Under steady state conditions, the output voltage V1i, the grid voltage, V
1
g and the 
inductor current i1L are related as  
1 1 1 1
id Ld Lq gdV rI LI V    (A1) 
1 1 1 1
iq Lq Ld gqV rI LI V    (A2) 
whereas the output voltage V1i, the estimated voltage, V
1




1 1 1 1
id e Ld e Lq gestdV r I L I V    (A3) 
1 1 1 1
iq e Lq e Ld gestqV r I L I V    (A4) 
Using (A1) and (A2) in (A3) and (A4) leads to 
1 1 1 1
gd gestd err Ld err LqV V r I L I    (A5) 
1 1 1 1
gq gestq err Lq err LdV V r I L I    (A6) 
where,                             err er r r   and err eL L L   (A7) 
Now, as the fictitious d-q frame of reference attached to the estimated voltage 

















  (A9) 
Again as it is assumed that the current loop ensure perfect tracking, under steady state 
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    (A11) 
Equations (A10) and (A11) can be combined as  
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  (A13) 
The calculated V1gestd from (A12) is substituted in (A10) and (A11) to find the 
corresponding V1gd and V
1
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This paper presents a method to indirectly control the grid current of a LCL filter 
based grid connected converter. The proposed method is based on estimating the 
fundamental and harmonic components of the current drawn by the filter capacitor. The 
estimated fundamental and harmonic components of the filter capacitor current are then 
compensated by injecting equal amount of current from the converter side using a well-
designed current controller. This indirectly ensures the grid current to be at the desired 
power factor and immune to any distortions in the grid voltage. The proposed estimation 




Power electronic converters are generally interfaced to the grid using either an L 
filter or an LCL filter. Optimally designed LCL filters substantially reduce the switching 
harmonics in the grid side current compared to the L filter [2]. However, the control of 
the converter with an LCL filter is more challenging compared to a converter interfaced 
with only the L filter [3]. A single-phase grid connected converter with an LCL filter is 
shown in Figure 1. In the figure, Li is the converter side filter inductance (with winding 
resistance ri), C is the filter capacitance, Lg is the grid side filter inductance (with winding 
resistance rg), iL is the converter current, ig is the grid current, ic is the capacitor current, 
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vc is the voltage across the filter capacitor, vg is the grid voltage, and vi is the output of the 
bridge. In such a configuration, the transfer function of the converter side current iL to the 
output voltage of the bridge vi, presents an equivalent first order system [3], [4] while the 
transfer function of the grid current, ig, to vi, presents a third order system [3], [4] (see 
Figure 2). Typical system parameters are given in Table 1.  
Direct control of the grid current implies designing a controller for a third order 
system. This is not straight forward and generally involves multiple control loops [3], 
[5]−[9] for stability and resonance damping. In general, the grid side current is chosen as 
the variable for the outer loop while the inner loop variable is chosen as the capacitor 
current [3], [5], [6] or the converter current [7] or the filter capacitor voltage [8], [9]. 
Multi loop control structure for LCL filter was initially proposed in [3]. Details on the 
controller design with parameter selection for the two-loop structure in [3] is presented in 
[5]. However, the design is based on pole placement and pole zero cancellation which is 
practically difficult to realize. In addition to the problem of resonance oscillations (which 
is mitigated using active damping [10]−[12]), harmonics and distortions in the grid 
voltage often affect the quality of the grid current. Addressing this problem, grid voltage 
or the filter capacitor voltage feedforward is used to minimize the effect of distortions in 
the grid voltage on the grid current. The use of the capacitor voltage is suggested in [13]. 
A more detailed feedforward term based on the grid voltage is derived in [14]. However, 
this feedforward term depends on the system parameters. The variation of the system 
parameters and their effect on the feedforward term are not considered in [14]. A direct 
grid current control using resonant controllers to mitigate grid voltage disturbance has 
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Figure 1.  A single-phase grid connected inverter with LCL filter. 
 
 


















Table 1. System Parameters. 
Li (mH) 2.5 
Lg (mH) 0.5 
ri (Ω) 0.04 
rg (Ω) 0.01 
C (μF) 20 
 
Compared to direct control of the grid current, controlling the converter current is 
simple as it presents an equivalent first order system [3], [4]. However, it is generally not 
preferred as the filter capacitor draws a reactive current which being unknown cannot be 
compensated by controlling the converter current [2]. This leads to a deviation in the 
desired power supplied to the grid, especially at low load conditions. Further, due to the 
presence of the capacitor branch, the grid current is affected by the harmonics and 
distortions in the grid voltage. Addressing this problem, this paper proposes to estimate 
the filter capacitor current and then control the grid side current by controlling the 
converter side current and supplying the required capacitive reactive power (both 
fundamental and harmonics) from the converter side. An estimation method based on 
simple algebraic equations is presented to estimate the filter capacitor current. The 
proposed scheme uses only one current sensor (to measure iL) and one voltage sensor to 
measure the grid voltage, vg, needed to generate the reference of the grid current.  
The rest of the paper is arranged as follows. The estimation of the filter capacitor 
current and the proposed control structure is presented in Section 2. The detailed stability 
analysis and controller design guidelines of the proposed estimation is presented in 




2. CONTROL ARCHITECTURE 
 
The overall control block diagram of the proposed control of the LCL filter based 
inverter is shown in Figure 3. The control structure can be categorized as − the estimation 
of the fundamental and harmonic components of the filter capacitor voltage, the 
computation of the filter capacitor current and a current controller. It should be noted that 
only iL and vg are measured. The idea is to estimate the filter capacitor current 
(fundamental and harmonic components) and then add it to the desired grid current 
reference to generate the converter current reference iLref. A current controller then 
ensures that the converter side current iL tracks iLref. In Figure 3, vi is the output of the 
current controller, Pref and Qref are the reference values of the active and reactive power, 
cosθ and sinθ are the unit vectors generated from the phase locked loop (PLL) while ωg is 
the grid frequency as obtained from the PLL structure. The estimation of the filter 
capacitor current is done from the estimated values of the filter capacitor voltage. The 
estimation of both fundamental and dominant harmonics of the capacitor voltage is done.  
 
 




2.1 Estimation of the Filter Capacitor Voltage 
The estimation of the filter capacitor current forms an important feature of the 
proposed control structure. The proposed voltage estimation is based on the active and 
reactive power transferred from the converter bridge to the filter capacitor. The basics of 
the estimation method are presented below. The generalized equivalent circuit relating vi 
and vc for the n
th harmonic is shown in Figure 4. The voltage drop across the switches, 
on-state resistance and resistive impedance of the cables being small have been neglected 
in the equivalent circuit of Figure 4. The superscript n denotes the nth harmonic 
component in Figure 4.  
 
 
Figure 4.  Equivalent circuit representation from the converter bridge to the filter 
capacitor of the circuit in Figure 1. 
 
For the circuit shown in Figure 4, the power delivered by the source vni to the 
source vnc is given as  
                 1
1
2
n n n n n
i i L i LP v i v i      (1) 




n n n n n
i i L i LQ v i v i     (2) 
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At the same time, for two sources (in this case vni to v
n
c) connected through a pure 
inductance (in this case nLi), the active and reactive power supplied from the source v
n
i to 
vnc are given as  












  (3) 
          
2 ( cos )
2
n
n n n ni





   (4) 
where,                           n n n
i i iv V   ,  
n n n n
c c i iv V     and  i g iX L   
In (3) and (4) Vni1 and V
n









c. It should be noted that the active power given by (1) and 
(3) should be identical. Observing (1), it can be seen that all the variables on the right 
side of the equation are known (measured or computed). Similarly, all variables in (3) are 
also known except the term Vncsinδ
n





can be proposed as shown in Figure 5. Similarly, the reactive power given by (2) and (4) 
are identical. Hence (2) and (4) can be used to estimate Vnccosδ
n





is shown in Figure 6. 
 
 





Figure 6.  Proposed closed loop estimation structure to estimate Vnccosδin. 
The estimated values (Vncsinδ
n




i )est help to give an estimate of the voltage 
vnc as discussed below. A similar method to estimate only the fundamental component of 
the grid voltage was presented in [16]. It should be noted that the proposed method 
depends on the loss resistance and the inductance. However, as shown in [16], the 
dependence is extremely negligible. Hence parameter variations have minimal effect on 
the proposed estimation. The phasors vni and v
n
c are represented in Figure 7. The unit 
vectors cosεni and sinε
n
i can be found as 


















   (5) 




i i iV v v    (6) 
Again, unit vectors cosδniest and sinδ
n
iest are found as 




















   (7) 
where                                  
2 2





Figure 7.  Representation of the different voltage vector in the α-β frame of reference. 
 








c are then 
computed as 
          cos cos cos sin sinn n n n nc i iest i iest       (9) 
          sin sin cos cos sinn n n n nc i iest i iest       (10) 
Unit vectors cosθnc and sinθ
n
c as in (9) and (10) are used to compute the α-axis and β-axis 
fundamental component of the filter capacitor voltage as given below  
               cosn n ncest cest cv V   (11) 
               sin
n n n
cest cest cv V   (12) 
It should be noted that all ohmic drops were neglected in the equivalent circuit as 
in Figure 4. These drops are generally small and create negligible deviations between the 
actual and estimated values [16]. Further, it can also be argued that the proposed 
estimation depends on the value of the inductor Li, which is also subject to variations. 
However, it should be noted that the inductance Li is the converter side inductor and is 
generally accurately known. Deviations in the inductance due to variation of the current 
iL is generally negligible.  
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2.2 Estimation of the Filter Capacitor Current and Proposed Control Structure 
Once the β-axis component of the capacitor voltage is estimated, the proposed 
controller uses the estimated capacitor value to compensate the reactive current drawn by 
the capacitor (see Figure 3). The fundamental component of the filter capacitor current 
can be found as 







  (13) 
or,                                                        
1
cest g cesti Cv    (14) 
Generally metallized polypropylene film capacitors are chosen as the filter capacitor of 
the LCL filter. These capacitors are show negligible deviations in the capacitance value 
over temperature and time. In addition, these capacitors have negligible equivalent series 
resistance (ESR). So any resistive drop has been ignored in (13). Compensating the 
capacitor current as in (14) is sufficient to ensure the desired power factor of the grid 
current. However, generally the grid voltage is contaminated with harmonics. So to 
reduce the distortions in the grid current, in addition to the fundamental component of the 
capacitor current, harmonics of the capacitor current need to be compensated. Including 
the effect of the harmonics, the capacitor current as in (14) is modified and given as 





i n C v 

    (15) 
The estimation of the filter capacitor current is shown in Figure 8. It should be noted that 
the fundamental as well as the dominant harmonics are estimated and used to replicate 




Figure 8.  Estimation of the filter capacitor current. 
 
As depicted in Figure 3, icest as in (15) is added to the grid current reference (igref) 
to generate the converter current reference iLref. 
          
Lref gref cesti i i   (16) 
A proportional resonant controller, with resonant peaks at the fundamental and dominant 
harmonic frequencies is then employed to track current reference iLref. The control law is 
defined as 
          ( ) ( ) ( ) ( ) ( )i Lref L c gv s i s i s G s v s     (17) 
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  (18) 
The control structure given as in (18) is known as the proportional resonant controller 
[38]−[39].  With the control law as in (17), response of iL to iLref is given as (derivation 
shown in Appendix) 
 
     
2 3 2 3
2 3 1 2 2 3 1 2
1 ( )
( ) ( ) ( )




H H G s H H
i s i s v s
H H H G s H H H H G s H

 
     
 (19) 
From (19) the loop gain of the current controller is given as  
              
 2 3





H H G s
G s





The response of the grid current is then given as 
              
   2 3 2 3
' 2 3
1 ( ) 1 ( )
( ) ( ) 1 ( )
( ) ( )





H H G s H H G s
i s i s i s
D s D s
H H
i s v s
D s
  




Equations (19)-(21) are derived in details in the Appendix. The frequency response of the 
current controller and the plant (the loop gain as in (20)) for the controller parameters as 
listed in Table 2 are shown in Figure 9. The response of the controller to the estimated 
components of the capacitor current is shown in Figure 10. It is seen that the gain at the 
fundamental and compensated harmonic frequencies is very less. The uncompensated 
capacitor current cannot be attenuated. Its effect is reflected in the grid current. The grid 
voltage also has an effect on the grid current. The frequency response of the output 
admittance relating the effect of the grid voltage to the grid current is shown in Figure 11. 
The admittance is sufficiently attenuated at the harmonic and high frequencies. It should 
be noted that as with other control structures for LCL filter based grid connected 
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converters, damping of the resonance oscillations in the grid side current is also needed in 
this case. However, since only the converter side current is measured in this case, active 
damping cannot be directly implemented. Passive damping technique by connecting a 
resistor RD in series with the filter capacitor (see Figure 1) was used to damp out the 
resonant oscillations. The value of RD was chosen as 1Ω, which is very negligible 
compared to the capacitive impedance of the filter capacitor. Hence (13)−(15) are still 
unchanged. It can also be argued that passive damping increases the losses of the system. 
However, for a filter capacitor of 20 µF, a damping resistor of 1Ω creates a power loss of 
less than 1W at utility level grids. Design and choice of an optimal damping resistor is a 
problem by itself. This paper did not focus on that and hence the chosen damping resistor 
may not be the optimal one. 
 
Table 2. Controller Parameters. 
kp (V/A) 40 
kr1 (V/Asec) 1,000 
kr3 (V/Asec) 1,500 
kr5 (V/Asec) 2,000 
kr7 (V/Asec) 3,000 
ωcut1 (rad/sec) 10 
ωcut3 (rad/sec) 15 
ωcut5 (rad/sec) 20 
ωcut7 (rad/sec) 30 






Figure 9.  Loop gain plot of the current controller and plant. 
 
 
Figure 10.  Frequency response showing the effect of the filter capacitor current 










The proposed control scheme was experimentally verified on a scaled down 
prototype of 400 VA converter. The grid voltage was maintained at 100 V rms. The 
parameters of the LCL filter were as listed in Table. I. IRGP50B60PD1PbF IGBTs from 
Infineon Technologies were used as the power switches of the converter bridge. The dc 
bus was supplied from a regulated dc voltage source in the laboratory. The control 
algorithm was implemented in the TMS320F28335 digital signal processor from Texas 
Instruments. Hall effect current (LA-55P) and voltage (LV-20P) sensors were used to 
measure the converter side current and grid voltage. Experimental results are reported for 
a reference of 0.5 p.u. active power (corresponding to 2 A grid current) and 0 p.u. of 
reactive power, respectively. The proposed capacitor current compensation was enabled 
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after a delay. The grid voltage, converter current and grid current waveforms are shown 
in Figure 12. It can be observed from the figure that while the capacitor current 
compensation was disabled, unity power factor operation was not ensured.  The grid is 
supplying about 75 VAR of reactive power. However, as soon as the proposed capacitor 
current compensation is enabled the grid current becomes in phase with the grid voltage 
ensuring unity power factor operation. No instability with the proposed control is noted 
during the transition. 
The grid voltage is now mixed with 5% of fifth harmonic and 3% seventh 
harmonic voltage. The waveforms without compensation of the filter capacitor current 
are shown in Figure 13. It is observed from the figure that the grid current is not in phase 
with the grid voltage. Additionally, as the harmonic components of the capacitor current 
are not compensated, the grid current is distorted.  The waveforms with the compensation 
of the fundamental component of the filter capacitor current are shown in Figure 14. It 
can be seen from the figure that with the compensation of the fundamental capacitor 
current unity power factor operation is ensured, but the grid current waveform has 
harmonic components. Measurements reported a THD of 6.8%.  The fundamental and 
harmonic compensation of the capacitor current is implemented next. The corresponding 
waveforms are shown in Figure 15. It can be seen from Fig. 15 that with the proposed 
harmonic compensation the grid current has less distortion (THD of 2.3%) compared to 
the grid current waveform in Figure 14. The actual filter capacitor voltage and the 
estimated fundamental, fifth and seventh harmonic components are shown in Figure 16. 
The waveforms with the proposed control architecture during a transition in active 
power from 0.25 p.u to 1 p.u are shown in Figure 17. It can be seen from the figure that 
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the entire system was stable and the proposed controller ensures good tracking of the grid 
current during the transition. The waveforms during a sag in the grid voltage by 20% are 
reported in Figure 18. The waveforms show that the proposed control was able to ensure 
satisfactory performance during sudden change in the grid voltage with negligible 
distortions in the grid current. 
 
 
Figure 12.  Grid voltage, grid current and converter current with and without the 
proposed capacitor current compensation under normal grid conditions. 
 
 
Figure 13.  Grid voltage, grid current and converter current without compensation of 





Figure 14.  Grid voltage, grid current and converter current with proposed 




Figure 15.  Grid voltage, grid current and converter current with proposed compensation 





This paper presented a control architecture to control the grid side current of a 
grid connected converter with LCL filter by estimating the filter capacitor current. The 




Figure 16.  The actual capacitor voltage, estimated fundamental (v1cestα), fifth harmonic 





Figure 17.  Grid voltage, grid current and converter current during a transition from 
0.25 p.u to 1 p.u of active power. 
 
capacitor current was computed from the estimated filter capacitor voltage. The estimated 
fundamental and harmonic components of the filter capacitor current were then 
compensated from the converter side, thereby maintaining a sinusoidal grid current at the 
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desired power factor. Experimental results showed the efficacy of the proposed 
estimation and control scheme in controlling the current supplied to the grid. 
 
 
Figure 18.  Grid voltage, grid current and converter current during a transition of 20% 





The following transfer functions are derived in reference to the circuit in Figure 1 
and the control architecture in Figure 3. In the Laplace domain inductor current, capacitor 
voltage and grid current dynamics are given as  
             ( ) ( ) ( )i i L i csL r i s v s v s    (A1) 
                ( ) ( ) ( )g g g c gsL r i s v s v s    (A2) 
               ( ) ( ) ( )c L gsCv s i s i s   (A3) 
Let H1 = (sLi+ri), H2 = (sLg+rg) and H3 = sC/(1+sCRD). Using (A1) in the controller 
structure as in (17) yields 
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                        1( ) ( ) ( ) ( ) ( ) ( )Lref L c g L ci s i s G s v s H i s v s     (A4) 
Using (A3) in (A2) to eliminate ig one gets 
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Using (A5) in (A4) yields 
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From (A7), the closed loop transfer function relating iL and iLref is given as  




2 3 1 2
1 ( )
( )




H H G s
G s





Arranging (A8) in the standard form one gets 
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From (A9) the open loop transfer function is given as  
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Observing (A10) the plant transfer function is obtained as 
                                 2 3













The response of the grid current is found next. iL and iLref can be represented as 
     ( ) ( ) ( )L g ci s i s i s   (A12) 
       ( ) ( ) ( )Lref gref cesti s i s i s   (A13) 
Using (A12) and (A13) in (A7) yields 
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where,                               2 3 1 2( ) 1 ( ( ))cD s H H H G s H     (A15) 
Considering ic to be combined of n harmonics, out of which k harmonics are compensated 
by icest 
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Using (A16) and (A17) in (A14) yields 
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IV. MODEL REFERENCE ADAPTIVE CONTROL BASED ESTIMATION OF 






The model of a grid connected inverter used for the corresponding controller 
design depends on the equivalent resistance and inductance between the inverter and the 
grid. These parameters are not fixed and change with operating conditions, temperature, 
and age. This paper analyses the effectiveness of the application of the model reference 
adaptive control (MRAC) approach in obtaining an accurate model of a grid connected 
inverter system. Active and reactive power based MRAC approaches are used to estimate 
the equivalent resistance and reactance between the inverter and the grid. Detailed 
stability analysis of the MRAC approach is presented. The system models for the MRAC 
controller design are derived and guidelines on the controller parameters selection are 




The control of grid-connected inverters has been a very attractive field of research 
over the past few years. Arguably the current controlled method is the simplest and most 
popular control scheme for grid-connected inverter control [1]-[3]. The control 
architecture is shown in Figure 1(a) where the active and reactive powers are controlled 
by controlling the current supplied to the grid [1]-[3]. However, the design of the current 
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controllers depends on the plant model which requires the knowledge of the equivalent 
reactance and resistance between the inverter and the grid [4]-[6]. These parameters are 
not fixed and change with the circuit operation thereby varying the initially assumed 
model of the plant. Additionally, the parameters are prone to change by temperature and 
aging. Therefore, for optimal performance it becomes imperative to estimate the plant 
parameters and use them to tune the controller parameters. Another popular control 
approach for grid connected systems is the model predictive control (MPC) scheme [9]-
[12]. MPC focuses on selecting the switching state which optimizes a desired cost 
function (see Figure 1(b)). The cost function is generally dependent on the plant model 
and similar to the current controlled architecture, the accuracy of the MPC approach 







Figure 1.  Control structure for of a grid-tied inverter using (a) current controlled 
architecture and (b) MPC. 
 
Addressing the above, authors of [28]-[31] have proposed to estimate the 
equivalent resistance and reactance between the inverter and the grid. The estimation 
method presented in [28], [29] uses neural networks to estimate the parameters. However, 
the proposed algorithm is not verified on a physical hardware system. Furthermore, it can 
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be understood that estimation and online parameter tuning using neural networks increase 
the computation burden and complexity of the overall control structure. Authors in [30] 
and [31] use the concept of model reference adaptive control (MRAC) method for 
parameter estimation. The MRAC technique is a very simple but powerful control 
structure which is popularly used for parameter estimations in control systems. In the 
field of power electronics, MRAC based estimators have been successfully used for 
estimating the speed in sensorless drive systems. The control structure is well established 
for cage rotor [20]-[18], doubly fed induction machines [19]-[25] and permanent magnet 
machines [26], [27]. However, studies on the applications of MRAC approaches in 
control of grid connected inverters are limited in the literature. Some recent examples are 
found in [30], [31]. Authors in [30] use the MRAC estimation technique to estimate only 
the equivalent resistance between the inverter and the grid while in [31] the authors use 
the technique to estimate both the resistance and inductance. The values are then used to 
tune the current controller parameters to achieve the desired transient response. The 
MRAC structures are proposed based on the closed loop current response. However, the 
MRAC based estimation in [30], [31] is highly iterative. Additionally, the estimations 
under unbalanced grid conditions are not verified.  
In this paper, it is proposed to use active and reactive power based MRAC 
approaches to estimate the equivalent resistance and reactance between the inverter and 
the grid. Compared to the estimation methods presented in [28]-[31], the proposed 
MRAC based estimation is simpler and involves less calculations. Additionally, it gives 
accurate estimation under both balanced and unbalanced grid conditions. The rest of the 
paper is arranged as follows. The estimation of the equivalent resistance and reactance 
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are presented in Section 2. A detailed stability analysis and small signal modeling of the 
proposed MRAC estimation is presented in Section 3. Experimental results are discussed 
in Section 4, while the conclusion is presented in Section 5. 
 
 
Figure 2.  Basic structure of an MRAC system. 
 
 
Figure 3.  A 3-phase grid connected inverter. 
 
 




2. CONTROL ARCHITECTURE 
 
2.1  Concept of Model Reference Adaptive Control (MRAC)  
An MRAC system is shown in Figure 2. The control structure consists of a 
reference system, an adjustable system, and a compensator (or controller) [26]. The 
reference system takes i known or measurable variables as inputs to generate an output 
F1. The adjustable system takes j known variable and one unknown variable, which is 
intended to be estimated, as inputs to generate another output F2, such that if the 
unknown parameter is equal to its actual value, then F1 = F2. However, if the unknown 
parameter is not the same as its actual value, then F1 ≠ F2. The fundamental concept of 
the MRAC scheme is to process the error between F1 and F2 to generate the unknown 
parameter, x, which is then fed back to the adjustable system. A properly designed 
controller will eventually converge the error between F1 and F2 to zero, thereby matching 
unknown parameter x with its actual value in the system.  
2.2 Application of the MRAC Approach for Estimating the Equivalent Resistance 
and Reactance in a Grid-Connected Inverter 
A grid connected inverter is shown in Figure 3. In this figure, L is the per phase 
filter inductance, r is the per phase loss resistance, iL is the filter inductor current, vg is the 
per phase voltage of the grid, and vi is the per phase output voltage of the converter 
bridge. The per phase equivalent circuit of the grid connected inverter in Figure 3 is 
shown in Figure 4. It is intended to estimate the equivalent resistance, rest, and reactance, 
Xest, between the inverter bridge and the grid using active and reactive power based 
MRAC estimators. Further, the estimations should be valid for both balanced and 
unbalanced grid conditions. From the symmetrical component theory [37], it is known 
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that an unbalanced system can be decomposed in positive, negative, and zero sequence 
components. In a three wire system, zero sequence is absent and the positive and negative 
sequence impedances are identical [37]. Using this advantage, the estimation of the 
equivalent resistance and reactance is proposed based on positive sequence components. 
The determination of positive sequence components is discussed next followed by the 
description of the proposed estimation method.  
Using the power invariant transformation any vector in the three-phase (abc) 
stationary coordinates can be transformed to the two phase (αβ) stationary coordinates 
[15]. The transformation is given as 














It should be noted that the transformation as in (1) increases the magnitude of each 
transformed variable by a factor of 3 / 2 . In the αβ frame of reference, the positive 
sequence components can be determined by using the second order generalized integrator 
(SOGI) structure as in [34], [35].The SOGI structure consists of two filters given as 



























The transfer function in (2) creates the in-phase component and (3) creates the quadrature 
component. The SOGI structure implementing the transfer functions in (2) and (3) is 
shown in Figure 5 where Xph and Xquad are the in-phase and quadrature components of 
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any arbitrary input X. The positive sequence calculation taking the grid voltage vg as an 
example is demonstrated. The 3-phase grid voltage vga, vgb and vgc are first converted to 
corresponding 2-phase quantities vgα and vgβ using the transformation as in (1). Each of 
the signals vgα and vgβ is then passed through the SOGI structure (see Figure 5) to 
generate the corresponding in phase and quadrature components vgαph, vgαquad, vgβph, and 
vgβquad, respectively.  
 
 
Figure 5.  The SOGI structure. 
 
 





Figure 7.  MRAC structure to estimate the equivalent reactance. 
Following [36], the positive sequence components are then determined as 
             0.5( )g g ph g quadv v v  
    (4) 
              0.5( )g g quad g phv v v  
     (5) 
Exactly similar steps are taken to extract the positive sequence components from iL, and 
vi. It should be noted that the filter generating the in-phase component (as in (2)) is band-
pass in nature, while the filter generating the quadrature component (as in (3)) is low pass 
in nature [34], [35]. Both the filters are tuned to the fundamental grid frequency. This 
eliminates higher order harmonics in the extracted positive sequence components. 
The positive sequence components being known, the active and reactive power 
based MRAC estimation method is presented next. The per phase positive sequence 
active power Pi
+ and reactive power Qi
+ generated by the inverter are given as 
             
1
3
i i i i L LP jQ v jv i ji   
            (6) 
Per phase positive sequence active power Pg
+ and reactive power Qg
+ delivered to the grid 
are given as  
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                
1
3
g g g g L LP jQ v jv i ji   
            (7) 
The difference between the two is the active and reactive power loss in the switches, filter 
inductor, and the connecting cable. The per phase active and reactive power loss, Ploss1, 
and Qloss1 are computed as  
      1loss i gP P P
    (8) 
or,                                  1
1
3
loss i L i L g L g LP v i v i v i v i       
              (9) 
 
       
1loss i gQ Q Q   (10) 
or,                               1
1
3
loss i L i L g L g LQ v i v i v i v i       
              (11) 
It is desired to use the active and reactive power as obtained in (9) and (11) as the 
reference variables (see Figure 2) of the MRAC systems estimating the equivalent 
resistance and reactance, respectively. The adjustable systems are proposed next. If rest 
and Xest represent the equivalent resistance and reactance between the inverter bridge and 
the grid, then the per phase active and reactive power loss, Ploss2 and Qloss2 are given as  
      2
2loss Lrms estP i r  (12) 
       2
2loss Lrms estQ i X  (13) 
where,                                           2 22 1 +
3
L rms L Li i i 
   (14) 
Resistance rest is the sum total of the resistance of the filter inductor, connecting 
cable, and the resistance depicting the power loss in the switches. Using the concept of 
MRAC based estimation, rest can be estimated as shown in Figure 5, where Ploss1 forms 
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the reference variable and Ploss2 the adaptive variable. Correspondingly, the reference 
model is given by (9), while the adjustable model is given by (12). Exactly a similar 
structure is used to estimate Xest, where Qloss1 forms the reference variable and Qloss2 the 
adaptive variable. In this case, (11) forms the reference model and (13) is the adjustable 
model. The MRAC structure is shown in Figure 7. An integral controller is chosen as the 
compensator in each case. It should be noted that in both the controller structures 
depicted in Figure 6 and Figure 7, the system starts with an initial assumed value of 
resistance rint and reactance Xint, respectively. These values can be easily obtained from 
the datasheet of the inductor. 
The proposed MRAC based estimation is not iterative in nature. It is a closed loop 
controlled estimation method. The convergence of the proposed estimation method thus 
does not depend on the number of iterations, but on the bandwidth of the control loop. 
Additionally, it should be noted that an iterative based estimation method generally 
requires space (memory) to store past values for comparison purposes. However, the 
MRAC based estimation approach presented in this paper uses integral (see Figure 6 and 
Figure 7) controllers which need to store a maximum of two past values for its digital 
implementation. 
 
3. STABILITY ANALYSIS OF THE PROPOSED MRAC METHOD 
 
3.1 Global Stability 
The rules for determining the global asymptotic stability of an MRAC estimator 
are established in the literature [20], [22], [26]. The key is to rearrange the MRAC 
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structure in a form comprising of a linear time invariant forward path and a nonlinear 
time varying feedback path. The required conditions are summarized below 
a) The forward path time invariant transfer function must be positive real. 
b) The nonlinear feedback path with input ε and output w must satisfy the Popov 
criterion 





T wdt   (15) 
with γ2 being a finite positive constant. The modified representation of the MRAC 
structure estimating the resistance is shown in Figure 8. It can be observed that the 
forward path gain is unity. Again, from Figure 7  
      1 1w    (16) 
Using (16) it is obvious that 






T w dt w dt     (17) 
For any real w1, w1
2 is always positive. Hence 







w dt   (18) 






T w dt   (19) 
This satisfies the Popov criterion. Hence the MRAC estimator is globally asymptotically 
stable. Exactly similar derivations for the MRAC estimating the reactance show that the 
corresponding MRAC as in Figure 7 (which is modified as in Figure 9) is globally 




Figure 8.  Equivalent structure of the MRAS in Figure 6. 
 
 
Figure 9.  Equivalent structure of the MRAS in Figure 7. 
 
3.2 System Modeling and Controller Parameter Selection 
The global stability analysis ensures the stability of the overall system with a 
generalized controller (shown as an integrator in Figure 5, 6, 7 and 8) structure. However, 
to ensure proper transient and steady-state response, the controller needs to be designed 
based on the plant model. The active power based MRAC structure of Figure 5 estimates 
the equivalent loss resistance. Thus, a system model relating the error in the active power 
(Ploss1− Ploss2) to the error in the estimation of the equivalent resistance is needed to 
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design the controller of the MRAC structure as proposed in Figure 5. The model is 
presented in the αβ frame of reference. In this frame of reference, the dynamics of the 
filter inductor current are given as 
           L L g i
di





      (20) 









      (21) 
In the αβ frame of reference i+Lα and i+Lβ are in quadrature to each other. So, 







   (22) 









  (23) 
The mathematical proof of (22) and (23) is presented in the Appendix. Using (22) and 
(23) in (20) and (21) results 
       i L L gv ri Xi v   
       (24) 
       i L L gv ri Xi v   
       (25) 
In (24) and (25), X is the actual reactance. The input to the MRAC controller for 
estimating the resistance is given as 
              2
1
3
err i L i L g L g L Lrms estP v i v i v i v i i r       
               (26) 
Substituting v+iα and v
+








P r i r
 
  






Using (14) in (27) leads to 








  (28) 
where, 
2 2 2
Lpk L Li i i 
    , and rerr = r − rest.  
The system model relating the change in active power loss to the change in resistance is 
given as 








  (29) 
With the plant model as in (29), the closed loop representation of the MRAC estimator 
for the estimation of the equivalent resistance is shown in Figure 10.  
 
 
Figure 10.  Closed loop representation of the MRAS for estimating the resistance. 
 
The system model relating the change in the reactive power (Qloss1− Qloss2) to the 
estimated reactance is derived next. This model will help design the controller parameters 
of the MRAC structure represented in Figure 6. The input to the MRAC controller for 
estimating the reactance is given as 
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                  2
1
3
err i L i L g L g L L rms estQ v i v i v i v i i X       
               (30) 
Substituting v+iα and v
+
iβ from (24), (25) in (30) 







Q X i X
 
  
   
 
 (31) 
Using (14) in (31), 








  (32) 
where, Xerr = X − Xest. 
The system model relating the change in reactive power loss to the change in reactance is 
given as 








  (33) 
The corresponding closed loop representation is shown Figure 11. It should be noted that 
both the transfer functions given by (29) and (33) are identical. 
 
 





The transfer functions are dependent on the peak value of the current delivered to 
the grid. In fact the dc gain is proportional to the square of the peak current. The 
controller is designed at the rated power output corresponding to the rated current 
(Iratedpk). To keep the bandwidth of the control loop unchanged, the controller gain is 
changed proportionally to the square of the peak of the delivered current to the grid. The 
frequency response of the controller and plant estimating the equivalent resistance at 
rated load condition is shown in Figure 12. The controller gain at this operating condition 
is designated as kact0. With the knowledge of the peak value of the reference current 
(Irefpk), the controller gain is modified as 









  (34) 
 
 






Figure 13.  Frequency response of the controller and plant estimating the resistance 
delivering half the rated power with and without the adaptive change in controller gain 
as in (34). 
 
Similarly, the controller gain for the equivalent reactance is modified as 









  (35) 
where, kreact0 is the controller gain at rated load conditions. It should be noted that kact0 = 
kreact0.  A comparison of the frequency responses of the controller and plant estimating the 
equivalent resistance at half the rated load condition with constant controller gain as kact0, 
and the gain varied as in (34) are shown in Figure 13. The system and controller 
parameters are shown in Table 1, while the adaptive variation in the controller gain is 




Table 1. System and Controller Parameters. 
L 5.5 mH 
r 0.4 Ω 
kact0 9 Ω/W 
kreact0 9 Ω/VAR 
fs 20 kHz 
 
 
Figure 14.  Variation in the controller gain with change in the reference current. 
 
4. RESULTS AND DISCUSSIONS 
 
The proposed MRAC estimator was experimentally verified on a scaled down 750 
VA laboratory prototype. The grid voltage was maintained at 65V. The control algorithm 
was implemented in the TMS320F28335 digital signal processor from Texas Instruments. 
IRGP50B60PD1PbF IGBTs [32] from International Rectifiers were used as switches in 
the converter bridge. Hall effect current (LA-55P) and voltage (LV-20P) sensors were 
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used to measure the currents and voltages. The details of the hardware setup are given in 
Table 2. The picture of the hardware setup is presented in Figure 15.  
The estimated values of the resistance and reactance under balanced grid voltage 
are shown in Figure 16. It can be seen that the estimated resistance which represents the 
equivalent loss resistance is about 1.3 Ω. This is more than the dc winding resistance of 
the inductor. The corresponding values during unbalanced and distorted grid conditions 
are shown in Figure 17. The estimated resistance and reactance now represent the 
corresponding positive sequence components, which in a three wire system are the same 
as the negative sequence components. From Figure 16 and Figure 17, it can be seen that 
the estimated resistance and reactance are the same under both balanced and unbalanced 
grid conditions. Hence the proposed estimation algorithm ensures accurate estimation 
under both balanced and unbalanced grid conditions. 
 
Table 2. Hardware Components. 




Vds=600 V, Id =30 A 
Inductor(L)  - L=5.5 mH, rdc = 0.4 Ω 
Dc bus capacitor  Epcos (B43704B5338M) 450 V, 3300 μF 
Current Sensors LA-55P  




Figure 15.  Picture of the hardware setup. 
 
 
Figure 16.  Estimated resistance and reactance under balanced grid voltage (rest : 1 
Ω/div, Xest : 2 Ω/div). 
 
The estimated values of the resistance and reactance during a change in active 
power from 375 W to 750 W are shown in Figure 18. The corresponding values during a 




Figure 17.  Estimated resistance and reactance under unbalanced and distorted grid 
voltage (rest : 1 Ω/div, Xest : 2 Ω/div). 
 
It can easily be observed from Figure 18 and Figure 19 that due to the adaptive nature of 
the control, the estimated resistance and reactance have some reasonable variations. The 
values actually vary with the delivered active and reactive power. The estimated values 
for the different conditions are tabulated in Table 3. It can be observed that the equivalent 
resistance when supplying reactive power is slightly more than the equivalent resistance 
while supplying active power. While supplying reactive power, the current is leading or 
lagging at about 90 degrees. So, the conduction time of the anti-parallel diode across each 
switch is much more when supplying reactive power compared to when active power is 
supplied by the inverter. As the voltage drop across the anti-parallel diode is more than 
the drop across the active switch [32], the conduction losses of the anti-parallel diodes are 
more than the active switches. The equivalent resistance represents the active power loss 
and hence is slightly more when supplying reactive power. Observations of Figure 18 and 
Figure 19 show that the estimated resistance decreases with the increase in the current. 
This can be explained by considering the on state characteristic of the switch. The switch 
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being an IGBT can be represented as a voltage drop during its on state. This voltage drop 
does not change in the same proportion as the current [32]. Hence with the increase in the 
current, the equivalent resistance decreases. Again, with the increase in current, the 
inductor slowly goes into saturation. This justifies the slight decrease in the estimated 
reactance with the increase in the current as can be seen in Figure 18 and Figure 19. The 
performance of the MRAC approach in estimating the equivalent resistance and reactance 
is demonstrated in Figure 20. With the inverter supplying 600 W of active power, an 
additional external resistance of 0.85 Ω was added to each of the phases. The results are 
shown in Figure 20. It is seen that the estimated resistance tracks and converges to the 
new value of 2.25 Ω, while the estimated reactance remains unchanged. During the 
transient period when the estimated resistance is not equal to the actual resistance the 
phase current deviates from its reference value, but the error is negligible as soon as the 
estimated resistance converges with the actual value as in the circuit. However, during 
this sudden addition of resistance no unstable operation is observed. It should also be 
noted that the addition of the resistance caused no change in the estimated reactance, 
which was maintained at 1.9 Ω 
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Equivalent 
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1.3 1.17 1.6 1.3 
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Figure 18.  Line voltage and current waveform during transition from P = 375 W to P 
= 750 W (rest : 1 Ω/div, Xest : 2 Ω/div). 
 
 
Figure 19.  Line voltage and current waveform during transition from 





Figure 20.  Line voltage, current, estimated resistance and estimated reactance during 
an addition of 0.85 Ω (rest : 1 Ω/div, Xest : 2 Ω/div). 
 
The utility of the proposed estimated method to tune the parameters of the current 
controller is demonstrated. A 3-phase grid connected converter is generally controlled in 
the synchronous (dq) frame of reference fixed to the grid voltage vector. Typical 
responses to the d-axis reference current are shown in Figure 21. Figure 21a and 
Figure 21b show responses for non-optimally tuned controller, where the parameters of 
the plant model (the equivalent loss resistance and inductance) were not accurately 
known. In such cases the response may be underdamped exhibiting overshoot (Figure 
21a) or may be overdamped exhibiting (Figure 21b) long settling time. However with the 
correct knowledge of the plant parameters (as obtained with the proposed algorithm in 










Figure 21.  Reference and actual d-axis current in current controlled grid connected 
converter (a) Response exhibiting overshoot, (b) Overdamped response exhibiting long 






This paper presented the control architecture of a grid connected inverter using 
the MRAC approach. The MRAC estimators were used to estimate the equivalent loss 
resistance and reactance between the inverter and the grid. The small signal model of the 
system required for the MRAC based controller design was presented and the global 
asymptotic stability was ensured. The MRAC controller design, based on the presented 
small signal plant model was discussed. The estimated values will be helpful to determine 
accurate plant model which will in turn help design accurate control parameters for the 





The mathematical proof of (22) and (23) is presented below. Consider a set of 
positive sequence current given as 
            
cos( )
cos( 2* / 3)













   
   
     
   
      
 (A1) 
Using the transformation T as in (1), the corresponding components in the 2-phase 
stationary frame of reference can be found as 
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c from (A1) in (A2)   
            
cos( )1 1
1
2 2 2 cos( 2* / 3)
3 33
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                
          
 (A3) 
 











   
   
     
 (A4) 
Let us now consider the derivative of i+α 
          





   (A5) 




   

    (A6) 
However, from (A4) it can be noted that 
         sin( )i I t  
    (A7) 
Using (A4) in (A6) 







   (A8) 
Similarly if we consider the derivative of i+β 
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   (A9) 




   

   (A10) 
Again, from (A4) it can be noted that 
        cos( )i I t  
    (A11) 
Using (A4) in (A9) 







  (A12) 




[1] M.P. Kazmierkowski, L. Malesani, “Current control techniques for three-phase 
voltage-source PWM converters: a survey,” IEEE Trans. Ind. Electron., vol. 45, no. 
5, pp. 691–703, Oct 1998. 
 
[2] A. V. Timbus, M. Liserre, R. Teodorescu, P. Rodriguez, and F. Blaabjerg, 
“Evaluation of current controllers for distributed power generation systems,” IEEE 
Trans. Power Electron., vol. 24, no. 3, pp. 654–664, Mar. 2009. 
 
[3] F. Blaabjerg, R. Teodorescu, M. Liserre, and A. V. Timbus, “Overview of control 
and grid synchronization for distributed power generation systems,” IEEE Trans. 
Ind. Electron., vol. 53, no. 5, pp. 1398–1409, Oct. 2006. 
 
[4] V. Blasko and V.Kaura, “A new mathematical model and control of a three phase 
AC–DC voltage source converter,” IEEE Trans. Power Electron., vol. 12, no. 1, 
pp. 116–123, Jan. 1997. 
 
[5] D. G. Holmes, T. A. Lipo, B. P. McGrath, and W. Y. Kong, “Optimized design of 
stationary frame three phase AC current regulators,” IEEE Trans. Power Electron., 




[6] J. Dannehl, F. W. Fuchs, and P. B. Thogersen, “PI state space current control of 
grid-connected PWM converters with LCL filters,” IEEE Trans. Power Electron., 
vol. 25, no. 9, pp. 2320–2330, Sep. 2010. 
 
[7] J. Rodríguez, J. Pontt, C. Silva, P. Correa, P. Lezana, P. Cortés, and U. Ammann, 
“Predictive current control of a voltage source inverter,” IEEE Trans. Ind. 
Electron., vol. 54, no. 1, pp. 495–503, Feb. 2007. 
 
[8] S. Kouro, P. Cortes, R. Vargas, U. Ammann, and J. Rodriguez, “Model predictive 
control—A simple and powerful method to control power converters,” IEEE Trans. 
Ind. Electron., vol. 56, no. 6, pp. 1826–1838, Jun. 2009. 
[9] J. M. Espi, J. Castello, R. Garcia-Gil, G. Garcera, and E. Figueres, “An adaptive 
robust predictive current control for three-phase grid-connected inverters,” IEEE 
Trans. Ind. Electron., vol. 58, no. 8, pp. 3537–3546, Aug. 2011. 
 
[10] Y. A.-R. I. Mohamed and E. F. El-Saadany, “Adaptive discrete-time gridvoltage 
sensorless interfacing scheme for grid-connected DG-inverters based on neural-
network identification and deadbeat current regulation,” IEEE Trans. Power 
Electron., vol. 23, no. 1, pp. 308–321, Jan. 2008. 
 
[11] Y. A.-R. I. Mohamed, E. F. El-Saadany, and M. M. A. Salama, “Adaptive grid-
voltage sensorless control scheme for inverter-based distributed generation,” IEEE 
Trans. Energy Convers., vol. 24, no. 3, pp. 683–694, Sep. 2009. 
 
[12] A. Vidal, A. G. Yepes, F. D. Freijedo, J. Malvar, O. Lopez, and J. Doval- Gandoy, 
“A technique to estimate the equivalent loss resistance of grid-tied converters for 
current control analysis and design,” IEEE Trans. Power Electron., vol. 30, no. 3, 
pp. 1747–1761, Mar. 2015. 
 
[13] A. Vidal, A.G. Yepes, F. D. Freijedo, O. Lopez, J. Malvar, F. Baneira, and J. 
Doval-Gandoy, “A method for identification of the equivalent inductance and 
resistance in the plant model of current-controlled grid-tied converters,” IEEE 
Trans. Power Electron., vol. 30, no. 12, pp. 7245–7261, Dec. 2015. 
 
[14] C. Schauder, “Adaptive speed identification for vector control of induction motors 
without rotational transducers,” IEEE Trans. Ind. Appl., vol. 28, no. 5, pp. 1054–
1061, Sep./Oct. 1992. 
 
[15] L. Zhen and L. Xu, “Sensorless field orientation control of induction machines 
based on a mutual MRAS scheme,” IEEE Trans. Ind. Electron., vol. 45, no. 5, pp. 
824–831, Oct. 1998. 
 
[16] S. Maiti, C. Chakraborty, Y. Hori, and M. C. Ta, “Model reference adaptive 
controller-based rotor resistance and speed estimation techniques for vector 
controlled induction motor drive utilizing reactive power,” IEEE Trans. Ind. 
Electron., vol. 55, no. 2, pp. 594–601, Feb. 2008. 
  
140 
[17] A. V. Ravi Teja, C. Chakraborty, S. Maiti, and Y. Hori, “A new model reference 
adaptive controller for four quadrant vector controlled induction motor drives,” 
IEEE Trans. Ind. Electron., vol. 59, no. 10, pp. 3757–3767, Oct. 2012. 
 
[18] V. Vasic, S. N. Vukosavic, and E. Levi, “A stator resistance estimation scheme for 
speed sensorless rotor flux oriented induction motor drives,” IEEE Trans. Energy 
Convers., vol. 18, no. 4, pp. 476–483, Dec. 2003. 
 
[19] R. Cardenas and R. Pena, “Sensorless vector control of induction machines for 
variable-speed wind energy applications,” IEEE Trans. Energy Convers., vol. 19, 
no. 1, pp. 196–205, Mar. 2004. 
 
[20] R. Cardenas, R. Pena, J. Proboste, G. Asher, and J. Clare, “MRAS observer for 
sensorless control of standalone doubly fed induction generators,” IEEE Trans. 
Energy Convers., vol. 20, no. 4, pp. 710–718, Dec. 2005. 
 
[21] R. Cardenas, R. Pena, G. Asher, J. Clare, and J. Cartes, “MRAS observer  for 
doubly fed induction machines,” IEEE Trans. Energy Convers., vol. 19, no. 2, pp. 
467–468, Jun. 2004. 
 
[22] R. Peña, R. Cárdenas, J. Proboste, G. Asher, and J. Clare, “Sensorless control of 
doubly-fed induction generators using a rotor-current-based MRAS observer,” 
IEEE Trans. Ind. Electron., vol. 55, no. 1, pp. 330–339, Jan. 2008. 
 
[23] R. Cardenas, R. Pena, S. Alepuz, and G. Asher, “Overview of control systems for 
the operation of DFIGs in wind energy applications,” IEEE Trans. Ind. Electron., 
vol. 60, no. 7, pp. 2776–2798, Jul. 2013. 
[24] M. Singh and A. Chandra, “Application of adaptive network-based fuzzy inference 
system for sensorless control of PMSG-based wind turbine with nonlinear-load-
compensation capabilities,” IEEE Trans. Power Electron., vol. 26, no. 1, pp. 165–
175, Jan. 2011. 
 
[25] M. Rashed, F. A. Peter, A. MacConnell, A. F. Stronach, and P. Acarnley, 
“Sensorless indirect-rotor-field-orientation speed control of a permanent magnet 
synchronous motor with stator-resistance estimation,” IEEE Trans. Ind. Electron., 
vol. 54, no. 3, pp. 1664–1675, Jun. 2007. 
 
[26] I. D. Landau, R. Lozano, M. M’ Saad, and A. Karimi, Adaptive Control, 2nd ed. 
London, U.K.: Springer, 2011. 
 
[27] J. J. Grainger and W. D. Stevenson, Power System Analysis, 1st ed. New York: 
McGraw-Hill Inc, 1994. 
 
[28] H. Akagi, Y. Kanazawa, A. Nabae, “Instantaneous reactive power compensators 
comprising switching devices without energy storage components,” IEEE Trans. 




[29] P. Rodríguez, R. Teodorescu, I. Candela, A. V. Timbus, M. Liserre, and F. 
Blaabjerg, “New positive-sequence voltage detector for grid synchronization of 
power converters under faulty grid conditions,” in Proc. 37th Annu. IEEE Power 
Electron. Spec. Conf., Jeju, Korea, Jun.. 2006, pp. 1–7. 
 
[30] P. Rodríguez, A. Luna, M. Ciobotaru, R. Teodorescu, and F. Blaabjerg, “Advanced 
grid synchronization system for power converters under unbalanced and distorted 
operating conditions,” in Proc. 32nd IEEE IECON, Paris, France, Nov. 2006, pp. 
5173–5178. 
 
[31] P. Rodriguez, A. Luna, I. Candela, R. Mujal, R. Teodorescu, and F. Blaabjerg, 
“Multiresonant frequency-locked loop for grid synchronization of power converters 
under distorted grid conditions,” IEEE Trans. Ind. Electron., vol. 58, no. 1, pp. 
127–138, Jan. 2011. 
 






V. POWER-ANGLE SYNCHRONIZATION FOR GRID-CONNECTED 






In this paper, the power angle synchronization control of a grid-tied bidirectional 
dc-ac converter is investigated for low voltage grids. The power flow equations for the 
low voltage grid are analyzed and compensators are designed to ensure the decoupled 
control of active and reactive power. The proposed control system operates without the 
need for a phase locked loop during balanced and unbalanced grid conditions. It is shown 
that during balanced conditions the compensators ensure stable operation controlling the 
desired power flow to and from the grid. It is also demonstrated that the compensators are 
immune to grid fluctuations and to a large extent can cater grid unbalanced conditions. 




With the increased use of renewable energy resources more and more voltage 
source power electronic converters (VSC) are being interfaced to the grid [1]. Usually, 
the active and reactive power flow between the converter and grid is controlled by 
controlling the converter current (see Figure 1). In such cases, they are referred to as 
current-controlled converters [2]. The controller is usually implemented in the 
synchronous (d-q) frame of reference attached to the grid voltage. This control method is 
immensely popular as it enables the decoupled control of active and reactive power. 
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However, this approach requires a phase-locked loop (PLL) [3]-[10] to accurately 
estimate the phase angle of the grid voltages and generate unit vectors in phase with 
them. However, PLLs are nonlinear and challenging to model [9]−[14]. Furthermore, a 
PLL can lead to unstable operations in weak grids where a number of converters are 
connected to the grid each having their own PLL [14]-[16]. The authors in [10] present a 
flexible PLL structure applicable to single phase and 3-phase systems. However, the 
analysis is limited to balanced grid conditions. A detailed mathematical analysis of the 
drawbacks of PLLs is beyond the scope of this paper. Such details are dealt in [11]-[16]. 
 
 
Figure 1.  Control structure for current controlled VSC. 
 
Figure 2.  Control structure for voltage controlled grid connected VSC. 
 
To eliminate the drawbacks of the PLL, alternate approaches like virtual 
synchronous machine [17] or synchroverter [18], [19]  have been proposed forcontrolling 
grid tied VSCs where the inverter connected to the grid represents a virtual synchronous 
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machine. However, all these approaches (except [19]) require a PLL for the start-up. 
Furthermore, during grid unbalanced conditions, the phase currents exhibit large 
magnitudes which in practical systems will cause the protection circuit to trip thereby 
disconnecting the converter from the grid. The control presented in [19] avoids the initial 
PLL but still has the problem of large currents (as seen from the results presented in the 
paper) during grid unbalanced conditions. 
A grid-connected VSC can also be controlled as a voltage controlled converter, 
where the output voltage of the converter is adjusted to deliver the desired active and 
reactive power to the grid. A typical control structure is represented in Figure 2. In such 
control architectures, active and reactive power controllers generate the desired voltage 
reference. Suitably designed voltage compensators will then track the generated voltage 
references to ensure the desired power is transferred to the grid. Such a control approach 
is known as the power-angle synchronization in the existing literature and can be 
implemented based on the power flow equations and does not require a PLL. At the same 
time, it retains the main advantage of the conventional current control technique, namely 
the decoupled control of the active and reactive power. The control of a grid-tied VSC as 
voltage controlled converter has been studied for high voltage grids [20], where the 
power transmission line is mainly inductive. However, during grid unbalanced 
conditions, the controller structure is switched to conventional current control scheme to 
limit the fault currents. Improved power-angle synchronization with a nonlinear damper 
to improve the stability is presented in [21]. However, the effects of grid frequency 
variations are not reported. Moreover, the control scheme is verified only through 
simulations and restricted to inductive grids.  
  
145 
Existing work on power-angle synchronization is limited to medium or high 
voltage grids [20]−[24]. Distinctively, this paper focuses on low voltage grids. An 
example of such a grid is a community microgrid, where renewable energy sources 
supply few local loads and the utility grid [25]. Ample examples of application of droop 
control in low voltage grid exist in literature, a few are cited in [27]-[28]. However, to the 
best knowledge of the authors the study of power-angle synchronization for low voltage 
grid has not been done in literature. A low voltage level grid, unlike the high voltage grid, 
is more resistive (see Table 1 in [26]) and so the power flow equations in a low voltage 
grid are fundamentally different from those in the high voltage grid [27], [28]. The power 
flow equations being different; the corresponding system model for the power-angle 
synchronization will change. This will ultimately change the design of the controller and 
lead to a new controller structure. The main contributions of this paper are i) establishing 
that the power-angle synchronization in a low voltage grid is different from an inductive 
grid, ii) proposing a control structure based on resonant controllers that ensures the 
converter has safe ride through during grid unbalanced conditions with the phase currents 
within reasonable limits; and iii) validating the proposed control structure through 
experimental results. The proposed control structure for voltage controlled grid connected 
converter can be used as an alternative to the droop control architecture [27], [28] when 
only one converter is connected to the grid. This eliminates the drop in terminal voltage 
and frequency caused by the droop controller. 
The rest of the paper is arranged as follows. Section 2 reviews the power flow 
equations and establishes that the system model required for power-angle synchronization 
in low voltage grids is different from high voltage grids. The necessary system model 
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required to design the active and reactive power controllers is also discussed in this 
section. Based on this model, the controller design is presented in Section 3. Additional 
issues like startup procedure are also addressed in this section. Results are demonstrated 
in Section 4, and the conclusions are presented in Section 5. 
 
 
Figure 3.  3-phase grid-connected VSC. 
 
2. POWER FLOW EQUATIONS AND SYSTEM MODELLING FOR LOW 
VOLTAGE GRIDS 
 
A 3-phase grid-connected converter configured as a voltage controlled converter 
is shown in Figure 3. In the figure, L is the per phase filter inductance, r is the per phase 
winding resistance of the filter inductor, C is the per phase filter capacitance, Zg = 
rg+jωgLg, is the per phase impedance of the cable connecting the converter to the grid, ωg 
is the angular frequency of the grid, iL is the per phase filter inductor current, io is the per 
phase load current and vc is the per phase output voltage of the converter. It should be 
noted that in such a configuration the active and reactive power transfer from the output 
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of the converter (after the capacitor) to the grid is of main interest. The per phase active 
and reactive power delivered by the converter to the grid can be expressed as 






c g c gc
g g
g g g






   
  
 (1) 






c g c gc
g g
g g g






   
  
 (2) 
where, P and Q are the per phase delivered active and reactive power, Vg is the peak 
value of the phase voltage of the grid, Vc is the peak value of the output voltage of the 
converter (after the capacitor) and δ is the phase angle between grid voltage and inverter 
output voltage which is also termed as the power angle. 
As demonstrated in [20]-[26], [30], the per phase active power and reactive power 
delivered by the converter to an inductive grid where Xg >> rg is given as 
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Generally, power angle δ is small, hence, (3) and (4) suggest that the active and reactive 
power injected to the grid can be independently controlled by controlling power angle δ 
and the magnitude of the converter output voltage Vc respectively. For designing the 
active and reactive power compensators, the small signal transfer function of ΔP/Δδ and 
ΔQ/ΔVc must be known. These are derived in [20] and are reported below 
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The corresponding active and reactive power controller structure as given in [20] is such 
that the active power controller generates the reference for the load angle while the 
reactive controller generates the reference for the magnitude of the output voltage. This 
controller shows satisfactory performance for inductive grids. However, for a low voltage 
grid with a typical line impedance of Zg = 0.03+j0.02, the performance of the controller 
is reported in Figure 4. It is seen that the actual values of the active and reactive power do 
not converge to the corresponding reference values. This motivates to take a fresh look at 
power-angle synchronization in low voltage grids.  
 
 
Figure 4.  Performance of the power-angle synchronization controller of high voltage 
(inductive) grids [20] when applied to low voltage grids. 
 
A low voltage grid, unlike the high voltage grid, is more resistive [26]. Hence (1) 
and (2) cannot be simplified to (3) and (4). Thus, P and Q are coupled and unique 
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relationships among P, Q, Vc and δ cannot be defined. The problem can be solved by 
adding inductor or resistor with the connecting cable. However, addition of inductors or 
resistors makes the system bulky and increases the losses. An alternative mean to solve 
by problem is by implementing virtual inductance or resistance at the output of the 
converter in series with the impedance of the connecting cable. Implementing a virtual 
inductance requires a differentiator or a high pass filter [30], which increases the 
complexity of the system. However, implementing virtual resistor is far simpler. A 
suitably selected virtual resistance, rvir, makes the net output impedance, reff, more 
resistive than reactive. Equations (1) and (2) are now modified as 








   (7) 







   (8) 
In (7) and (8) reff is the sum of rg and rvir. 
Equations (7) and (8) suggest that contrary to the inductive grid, the active and 
reactive power injected to the grid can be independently controlled by controlling the 
magnitude of the converter output voltage Vc and the power angle δ, respectively [27], 
[28]. As the active power P is controlled by Vc, the active power compensator will now 
generate the reference for the required voltage magnitude. On the other hand, as the 
reactive power Q is controlled by δ, the reactive power compensator will generate the 
reference for load angle δ and frequency. To design the controllers, the small signal 
transfer functions of ΔP/ΔVc, ΔQ/Δδ need to be derived for a low voltage grid. It should 
be remembered, this is opposite to as in medium or high voltage grid. The small signal 
modeling was introduced in [29] and is presented here for completeness of the article. 
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The modeling is done in the synchronous (d-q) frame of reference attached to the grid 
voltage where the active and reactive power delivered by the converter is given by 
          
cd od cq oqP v i v i   (9) 
        
cq od cd oqQ v i v i   (10) 
The power equations as in (9) and (10) are nonlinear. It is desired to use linear control 
structure to control the active and reactive power. Hence, a small signal linearized plant 
model has to be derived from (9) and (10). Linearizing (9) and (10) results 
         
cd od cq oq cd od cq oqP V I V I V I V I        (11) 
         
cq od cd oq cq od cd oqQ V I V I V I V I        (12) 
where, ΔIod and ΔIoq are small perturbations in the d-axis and q-axis load currents. 
Similarly, ΔVcd and ΔVcq are small perturbations in the d-axis and q-axis output voltages. 
The corresponding steady state values of the currents and voltages being Iod, Ioq, Vcd and 
Vcq respectively. ΔP and ΔQ are the resulting changes in the active and reactive power. 
While connected to the grid, the output current dynamics represented in the d-q 
frame of reference are given as 
            cosodg eff od g g oq c g
di
L r i L i V V
dt
      (13) 
          sin
oq
g eff oq g g od c
di
L r i L i V
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     (14) 
Equations (13) and (14) can be solved for the steady state value Iod and Ioq. At steady state 
all differential terms in (13) and (14) converge to zero. Using this and solving (13) and 
(14) for the steady state value Iod and Ioq yields 
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where, Vc0 is the steady state value of Vc. 
To determine the transfer function ΔP/ΔVc, (13) and (14) should be linearized 
with respect to Vc, neglecting any perturbations in load angle δ. Taking the Laplace 
transform of the linearized versions of (15) and (16) about an operating point results 
        ( ) cosg eff od g g oq csL r I L I V        (17) 
        ( ) sing eff oq g g od csL r I L I V        (18) 
where, ΔVc is small perturbations in Vc about its steady state value Vc0. Solving (17) and 
(18) for ΔIod and ΔIoq 
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By substituting (15), (16), (19) and (20) in (11), one can get 
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Simplifying (21) results 
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Considering ωgLg << reff, one can write 


























Similarly, to obtain small signal transfer functions ΔQ/Δδ, (13) and (14) have to be 
linearized with respect to δ, neglecting perturbations in Vc. The transfer function is 
represented as 





























Equations (5) and (24) describe the small signal plant model for the active power 
controller in an inductive and resistive (low voltage) grid respectively. A comparison 
between the transfer functions of (5) and (24) is shown in Figure 5. It is seen that the 
system transfer function for an inductive grid is less damped and prone to instability 
compared to the system transfer function for a low voltage grid. However, compared to 
the inductive grid, a low voltage grid with virtual resistance (rvir) is sufficiently stable. To 
implement the virtual resistance, a voltage proportional to the output current is calculated 
for each of the three phases (see Figure 6). An initial estimate of Zg can be found using a 








Figure 6.  Implementing the virtual resistance for better decoupling between active and 
reactive power. 
 
3. CONTROLLER STRUCTURE 
 
3.1 Active and Reactive Power Compensators 
The active and reactive power controllers constitute an integral part of the 
controller structure shown in Figure 2. The required transfer functions for the active and 
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reactive compensator design are given by (24) and (25). For 3-phase balanced systems, 
the instantaneous active and reactive powers are dc quantities. Hence for balanced 
systems as reported in [29] a simple proportional integral (PI) controller is sufficient to 
ensure satisfactory controller performance. However, unbalances in the grid voltage give 
rise to oscillations in the active and reactive power. The frequency of the oscillation is at 
double the fundamental frequency of the line voltage. To ensure satisfactory performance 
during both balanced and unbalanced grid conditions, proportional-integral-resonant 
(PIR) controller is proposed as the active and reactive power controllers. The controller is 
easily achieved by augmenting the PI controller with a resonant peak. The integral part 
tracks the dc references while the proportional gain achieves the bandwidth for the 
desired transient response. The resonant peak is tuned at the second harmonic frequency. 
It helps to limit the ripple in the active and reactive power during unbalanced voltage 
conditions thereby keeping the line currents within safe limits. It is known that perfectly 
ripple free power (both active and reactive) and sinusoidal currents cannot be 
simultaneously achieved in unbalanced 3-wire grid systems [31], [32]. To attenuate the 
oscillations in the power, distortions must be allowed in the currents. This is acceptable 
since the main purpose of the controller is to ensure safe ride through during a fault 
condition without the converter being disconnected from the grid. The proposed structure 
for active and reactive power controllers is shown in Figure 7. In this figure, ωref is the 






Figure 7.  Proposed control structure of the active and reactive power compensators. 
 
The controller parameters are selected based on the small signal transfer functions 
as obtained in (24) and (25). The active and reactive power compensators are followed by 
voltage control loops. The overall structure thus shapes as a cascaded or multi-loop 
control structure. In a multi-loop structure, the bandwidth of the outer loop is kept much 
smaller than the bandwidth of the inner loop. This ensures that the dynamics of the outer 
loop is not influenced by the dynamics of the inner loop. Typically, choosing a bandwidth 
of 2 kHz for the voltage controllers, the parameters of the power compensators are so 
chosen that the maximum bandwidth of each of the power control loops is allowed to be 
600 Hz with a minimum gain of 40 dB at the resonant frequency. The active power 
compensator is given as 











      
Δ s
 (26) 
where, kp is the proportional gain, kip is the integral gain, kpr is the resonant gain, and ωcutp 
is the cutoff frequency. The reactive power compensator generating reference for the 
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change in load angle is similar in structure and is given as 
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The frequency response of the loop gain of plant and compensator for the active power 
controller is shown in Figure 8, while that for the reactive power compensator generating 
reference of the load angle and frequency is shown in Figure 9. The controller parameters 
are listed in Table 1. 
The derivation of the small signal transfer functions and the corresponding controller 
design was done based on the knowledge of the grid impedance Zg. It can be argued that 
such a design is not very prudent as the grid impedance may change. However, it should 
be noted that a virtual resistor was added to make the output impedance resistive. This 
virtual resistor solves the problem of variation in the grid impedance. As shown in 
Figure 10, three different loop gains of the active power controller and plant are plotted 
for different grid impedance (Zg, 2Zg and 0.5Zg) keeping the virtual resistance unchanged. 
It can be clearly seen that in the frequency range of interest (the gain cross over 
frequency) all three plots are almost identical. Thus it can be concluded that the virtual 
resistance serves a threefold purpose. In addition to decoupling the power flow equations 
and making the system more stable, it neutralizes the effect of grid impedance variations 








Figure 9.  Bode plot of the reactive power controller and plant generating load angle 





Table 1. Parameters of the power Controllers. 




kp= 0.045V/W, kip= 333V/Wsec,  kpr= 3V/Wsec, 
ωcutp = 20 rad/sec 
Δδ ΔQ(s)/Δδ(s) 
kq = 0.001rad/VAR, kiq= 33.33rad/VARsec, kqr = 




Figure 10.  Bode plot of the active power controller and plant for different grid 
impedance. 
 
3.2 Start-up Procedure 
The controller structure as discussed in the previous section is developed based on 
a small signal model of the system. The controller thus needs the information of the 
initial phase of the grid voltage for stable operation. The exact information of the phase is 
not needed, only an approximate estimate is sufficient. Thus, a phase-locked loop (PLL) 
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is not necessary for the startup process. It is sufficient to determine the initial phase in an 
open-loop manner. One of the phase voltages, in this case vca, is passed through a band-
pass filter to extract its fundamental component. The transfer function of the band pass 
filter is given by  













As shown in Figure 11, the positive zero crossing of the output of the band pass 
filter is detected by a zero-crossing detecting (ZCD) algorithm and a unit sine wave is 
generated synchronized with this zero crossing. This initial zero crossing detection is 
called as the start-up bit. The other two 120-degree-phase-shifted sine waves are also 
generated inside the microcontroller. The controller is started with this initial estimate of 
the phase. The startup algorithm (the band pass filter and ZCD) needs to run only for one 
cycle until one zero crossing is detected after which it is bypassed. A properly designed 
controller can ensure stable operation delivering the desired active and reactive power to 
the grid, without the need for a PLL.  
 
 




3.3 Voltage Controller 
As depicted in Figure 2, the active and reactive power controllers are followed by 
voltage controllers. The voltage controller is implemented in the 2-phase stationary (αβ) 
frame of reference. The overall voltage controller structure is shown in Figure 12. A 
proportional−resonant (PR) controller with the resonant peak at the fundamental 
frequency is used as the voltage controller. An inner current loop is also added to 
improve the stability and phase margin of the controller. The inner current controller is 
generally taken as a proportional controller, the proportional gain being represented by 
kci. The voltage controller based on the PR structure has been studied in great details in 
the literature [33]−[35] and hence not discussed in details here. The α-axis voltage 
controller is represented as  
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 (29) 
where, kpv is the proportional gain, kvr is the resonant gain, ωcut is the cutoff 
frequency of the resonant controller. The entire α-axis controller structure with the inner 
current loop is shown in Figure 13. The β-axis controller is identical in structure. The 
system and voltage controller parameters are shown in Table 2. For the controller 






Figure 12.  Inner voltage controller structure. 
 
 
Figure 13.  α-axis voltage controller with inner current loop. 
 
 




Table 2. System Parameters and Voltage Controller Parameters. 
L 5 mH 
r 0.2 Ω 
C 10 µF 
Switching Frequency 20 kHz 
Zg 0.03+j0.02 Ω 
rvir 0.3 Ω 
kpv 0.3 A/V 
ωcut 30 rad/sec 
kvr 4 A/V 
kci 60 V/A 
 
 
Table 3. Hardware Components. 




Vds=600 V, Id =30 A 
Filter Inductor(L) - L=5 mH, rdc = 0.2 Ω 
Filter Capacitor (C) Epcos (B32678G8106K) 10 μF, 400 V 
Dc bus capacitor Epcos (B43704B5338M) 450 V, 3300 μF 
Current Sensors LA-55P  






Figure 15.  Picture of the hardware setup. 
 
4. RESULTS AND DISCUSSIONS 
 
Experimental results are reported for a 1 kVA laboratory prototype. The grid 
voltage was maintained at 135V line to line rms. The details of the components used for 
the hardware is given in Table 3. The picture of the hardware setup is presented in 
Figure 15. IRGP50B60PD1PbF IGBTs from International Rectifiers were used as the 
power switches of the converter bridge. Hall effect current (LA-55P) and voltage (LV-
20P) sensors were used to measure the currents and voltages. The control algorithm was 
implemented in the TMS320F28335 digital signal processor from Texas Instruments. The 
start-up process with the earlier discussed start-up bit is shown in Figure 16. The same 
figure also shows the line voltage and phase current waveforms during the transient in 
active power from 0 W to 1 kW. It should be noted that the line voltage and phase current 




Figure 16.  Line voltage and current waveform during transition from P = 0 W to P = 1 
kW (Voltage : 80 V/div, Current : 5 A/div). 
 
The decoupled nature of the controller is demonstrated in Figure 17 and 
Figure 18. Pref was changed from 500 W to 1 kW and then back to 500 W with Qref kept 
constant at 500 VAR. The actual active and reactive powers are shown in Figure 17. As 
observed from Figure 17, a change in the active power from 500 W to 1 kW and from 
1 kW back to 500 W was successfully achieved with negligible changes in the reactive 
power. This is because the active power is controlled by the magnitude of the voltage in 
low voltage grids which has negligible effect on the reactive power. The value of Qref was 
changed next with Pref kept constant at 625 W. The corresponding changes in the actual 
active and reactive power are shown in Figure 18. Observing Figure 18, it can be 
concluded that changes in the reactive power (which is controlled by δ in low voltage 





Figure 17.  Change in active power with reactive power kept constant. (Active Power : 
625 W/div, Reactive Power : 625 VAR/div). 
 
 
Figure 18.  Change in reactive power with active power kept constant. (Active Power : 
625 W/div, Reactive Power : 625 VAR/div). 
 
Line voltage and phase current waveforms during the transition in active power 
from 0 W to −1 kW are shown in Figure 19. Results during transition in reactive power 
from 800 VAR to −1 kVAR are shown in Figure 20. The waveforms confirm stable 




Figure 19.  Line voltage and current waveform during transition from P = 0 W to P = −1 
kW (Voltage : 80 V/div, Current : 5 A/div). 
 
 
Figure 20.  Line voltage and phase current during transition from  Q = 0.8 kVAR to Q = 
−1 kVAR (Voltage : 80 V/div, Current : 5 A/div). 
 
The experimental results for unbalanced grid voltage are presented next. It should 
be noted that the control objective was to minimize the ripple in the active and reactive 
power. The phase currents, active and reactive power delivered for 30 percent voltage sag 
in one of the phase voltage (here phase ‘a’ voltage) are shown in Fig. 21. The peak value 
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of the current is observed as 6.5 A with a ripple of 160 W (and 160 VAR) in the active 
and reactive power. Fig. 22 shows the same waveforms for 50 percent voltage sag. The 
peak value of the current is observed as 8.5 A with a ripple of 320 W (and 320 VAR) in 
the active and reactive power. It can be clearly seen that the grid currents are distorted 
and the active and reactive power supplied to the grid are contaminated with some ac 
ripple which increases with the increase in the magnitude of the voltage sag. However, 
the magnitude of the current is within limits. So it is possible for the controller to ensure 
safe ride through during unbalanced conditions without the converter being disconnected 
from the grid. This is an advantage over the controller proposed in [20] where the 
controller shifts to the conventional current controlled structure during a fault condition. 
The ripple in the active and reactive power is mainly contributed due to the harmonics in 
the grid voltage (the grid voltage available in the laboratory shows 3% fifth harmonic and 
1.8% seventh harmonic components).  
 
 
Figure 21.  Line currents and power delivered during a 30% sag in voltage. (Active 





Figure 22.  Line currents and power delivered during a 50% sag in voltage (Active Power 
: 0.8 kW/div, Reactive Power : 0.8 kVAR/div). 
 
The proposed control architecture (as shown in Fig. 7) has resonant peaks at the 
second harmonic frequency to attenuate oscillations in the active and reactive power 
under unbalanced grid conditions. The performance of the resonant peaks added at twice 
the fundamental frequency during grid unbalanced conditions is demonstrated from 
Fig. 23. With the converter delivering 800 W of active power and 350 VAR of reactive 
power, the resonant portions of the compensators were disabled for five cycles and the 
enabled again. As seen from Fig. 23, the double-line frequency oscillations in the active 
and reactive power as well as the peak phase current are drastically increased during the 
period when the compensators were disabled. With the resonant controllers disabled, the 
oscillations in the active power reported a peak to peak value of 1000 W, while 
oscillations in the reactive power reported peak to peak value of 500 VAR. The peak 
value of the current increased from 5 A to 8.75 A. However, the oscillations in the active 
and reactive power as well as the peak current were highly attenuated as soon as the 




Figure 23.  Line Currents, active and reactive power waveforms with the resonant portion 
of the active and reactive power compensators disabled for 5 cycles and enabled again 




This paper presented the power-angle synchronization to control a grid-connected 
VSC as a voltage-controlled voltage-source converter for low voltage grids. A virtual 
resistance based control scheme was used to ensure decoupled control of active and 
reactive power. Furthermore, the operation of the system did not require a PLL which 
reduces sensitivity to grid voltage unbalances and harmonics. The small signal modelling 
was discussed and the active and reactive power compensators were designed based on 
this model. The proposed controller could limit oscillations in the delivered power and 
the magnitude of the current during grid unbalanced conditions. Experimental results 
confirmed the stable operation of the converter with the proposed control scheme with its 
ability to deliver required active and reactive power to and from the grid under balanced 
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This dissertation proposed new control algorithms dedicated towards improving 
the reliability, computational burden and stability in grid-connected and stand-alone 
based power electronic converter systems applicable for ac microgrids. 
Addressing issues with the voltage sensor, two voltage sensorless control 
algorithms were proposed. The sensorless control algorithm for the standalone inverter 
was focused towards controlling the output voltage. The control approach, mainly based 
on the output capacitor current control was analyzed thoroughly. The system modeling 
was presented and a controller structure was proposed and designed based on the model. 
The proposed approach ensures better THD of the output voltage under nonlinear load 
conditions compared to conventional two loop voltage control approach achieving a THD 
as low as 1.6%. The estimation of the output filter capacitance based on the output 
voltage rms control loop was also discussed. It is shown that the method is largely 
insensitive to the filter inductor resistance and inductance variations, keeping the output 
voltage within regulation specifications. 
The sensorless control algorithm for the grid-connected converter was focused 
towards estimating the fundamental component of the grid voltage. The proposed method 
can be used as an alternative to conventional PLL structures which need a dedicated 
voltage sensor. The estimation algorithm was able to extract the fundamental component 
of the grid voltage under distorted grid conditions and generate the unit vectors from it. In 
addition, it gave an estimation of the grid frequency. A simplified system model required 
for the controller design was presented.  The effect of the dead-time on the proposed 
estimation method was studied and a model for the voltage drop due to the dead-time was 
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developed. The effects of parameter mismatch, basically the filter inductor inductance 
and equivalent loss resistance, on the estimated voltage were also analyzed.  
The voltage estimation technique proposed for the grid connected converter was 
then extended to LCL based grid connected converter to establish an indirect control 
approach of the grid current. The grid current was controlled by estimating the filter 
capacitor current and then compensating the same from the converter side. The filter 
capacitor current was computed from the estimated filter capacitor voltage. The estimated 
fundamental and harmonic components of the filter capacitor current were then 
compensated from the converter side, thereby maintaining a sinusoidal grid current at the 
desired power factor.  
This thesis presented an estimation method using the MRAC approach to get 
accurate online estimation of the system parameters in a grid connected inverter. The 
MRAC based estimators were used to estimate the equivalent loss resistance and 
reactance between the inverter and the grid. The small signal model of the system 
required for the MRAC based controller design was presented and the global asymptotic 
stability was ensured. The MRAC controller design, based on the presented small signal 
plant model was discussed. The estimated values will be helpful to determine accurate 
plant model which will in turn help design accurate control parameters for the current 
controllers. Experimental results were presented supporting the proposed approach. 
Finally, this dissertation presented the power-angle synchronization to control a 
grid-connected VSC as a voltage-controlled voltage-source converter for low voltage 
grids. A virtual resistance based control scheme was used to ensure decoupled control of 
active and reactive power. Furthermore, the operation of the system did not require a PLL 
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which reduces sensitivity to grid voltage unbalances and harmonics. The small signal 
modelling was discussed and the active and reactive power compensators were designed 
based on this model. The proposed controller could limit oscillations in the delivered 
power and the magnitude of the current during grid unbalanced conditions.  
Rigorous simulations and experiments were performed to verify the performance 
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